Method and VLSI implementation of lossy-to-lossless LTM ECG compression framework

Method and VLSI implementation of lossy-to-lossless LTM ECG compression framework

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A lossy-to-lossless compression framework for electrocardiogram (ECG) signals is proposed for wearable monitoring devices. In this framework, the tail bits of the coefficients generated by the lifting discrete wavelet transform of the ECG sequences are truncated at different levels configured according to the tolerance of the information loss, while no truncation for lossless compression. These processed coefficients are then encoded with the modified run length code. The algorithm is evaluated by the MIT-BIH arrhythmia database, where the experimental results show that the proposed framework achieves a better comprehensive performance than existing state-of-the-art lossy-to-lossless compression approaches. The authors further demonstrate a three-stage pipeline very large scale integration (VLSI) implementation of the compression framework, which can be used as an intellectual property core with a core area of 0.4 mm2 and achieves power consumption of 1.524 μW at 360 Hz in a 0.18 μm CMOS technology.

Related content

This is a required field
Please enter a valid email address