access icon free Hardware-efficient slope-error algorithm based PAM4 baud rate CDR scheme for 40 Gb/s receiver

© The Institution of Engineering and Technology
Received 13/04/2018, Published 06/08/2018

A hardware-efficient slope-error (SE) algorithm based four-level pulse amplitude modulation (PAM4) baud rate clock and data recovery (CDR) scheme is proposed. The algorithm uses three adjacent data information to obtain slope information, thus reduces the required error samplers by 75% compared to the widely used baud rate CDR, namely, Mueller Müller (MM) CDR when working at same phase detector (PD) gain. The power efficiency of the CDR loop is improved by 36% compared to MM CDR. The proposed PAM4 baud rate CDR does not bring in extra block except for PD, which makes it easy to be extended from adaptive decision feedback equalisation. A 40 Gb/s PAM4 receiver with the proposed CDR is designed in 55 nm CMOS process. The simulated jitter tolerance of the CDR at high frequency exceeds the SONET OC-768 JTOL mask by at least 0.35 UI at the bit error rate of 10−12. The CDR loop consumes 106 mW from a 1.2 V supply and occupies an active area of 0.1 mm2.

Inspec keywords: low-power electronics; phase detectors; adaptive equalisers; decision feedback equalisers; integrated circuit design; clock and data recovery circuits; CMOS integrated circuits; receivers; jitter; pulse amplitude modulation

Other keywords: CMOS process; hardware-efficient slope-error algorithm; PD gain; baud rate CDR; voltage 1.2 V; Mueller Müller CDR; adjacent data information; bit error rate; size 55.0 nm; PAM4 baud rate CDR scheme; adaptive decision feedback equalisation; bit rate 40 Gbit/s; slope information; efficiency 36 percent; simulated jitter tolerance; power efficiency; MM CDR; CDR loop; phase detector gain; SONET OC-768 JTOL mask; power 106.0 mW; PAM4 receiver; four-level pulse amplitude modulation baud rate clock and data recovery scheme; error samplers

Subjects: Semiconductor integrated circuit design, layout, modelling and testing; CMOS integrated circuits; Modulators, demodulators, discriminators and mixers; Other analogue circuits

References

    1. 1)
      • 1. Spagna, F., Chen, L., Deshpande, M., et al: ‘A 78 mW 11.8 Gb/s serial link transceiver with adaptive RX equalization and baud-rate CDR in 32 nm CMOS’. ISSCC Digest of Technical Papers, San Francisco, USA, February 2010, pp. 366–367.
    2. 2)
    3. 3)
    4. 4)
      • 5. Peng, P.-J., Li, J.-F., Chen, L.-Y., et al: ‘A 56 Gb/s PAM-4/NRZ transceiver in 40 nm CMOS’. ISSCC Digest of Technical Papers, San Francisco, USA, February 2017, pp. 110–111.
    5. 5)
      • 3. Dokania, R., Kern, A., He, M., et al: ‘A 5.9pJ/b 10 Gb/s serial link with unequalised MM-CDR in 14 nm tri-gate CMOS’. ISSCC Digest of Technical Papers, San Francisco, USA, February 2015, pp. 184–185.
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2018.1280
Loading

Related content

content/journals/10.1049/el.2018.1280
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading