http://iet.metastore.ingenta.com
1887

Input vulnerability-aware approximate triple modular redundancy: higher fault coverage, improved search space, and reduced area overhead

Input vulnerability-aware approximate triple modular redundancy: higher fault coverage, improved search space, and reduced area overhead

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Area overhead reduction in conventional triple modular redundancy (TMR) by using approximate modules has been proposed in the literature. However, the vulnerability of approximate TMR (ATMR) in the case of a critical input, where faults can lead to errors at the output, is yet to be studied. Here, identifying critical input space through automatic test pattern generation and making it unavailable for the technique of approximating modules of TMR (ATMR) were focused, which involves a prime implicant reduction expansion. The results indicate that the proposed method provides 75–98% fault coverage, which amounts up to 43.8% improvement over that achieved previously. The input vulnerability-aware approach enables a drastic reduction in search space, ranging from 41.5 to 95.5%, for the selection of candidate ATMR modules and no compromise on the area overhead reduction is noticed.

References

    1. 1)
      • 1. Arifeen, T., Hassan, A.S., Moradian, H., et al: ‘Probing approximate TMR in error resilient applications for better design tradeoffs’. Digital System Design Euromicro Conf., Limassol, Cyprus, 31 August–2 September 2016, pp. 637640.
    2. 2)
    3. 3)
      • 3. Shin, D.: ‘Approximate logic synthesis for error tolerant applications’. Proc. of the Conf. on Design, Automation and Test in Europe, Dresden, Germany, March 2010, pp. 957960.
    4. 4)
      • 4. Ichihara, H., Inaoka, T., Iwagaki, T., et al: ‘Logic simplification by minterm complement for error tolerant application’. IEEE Int. Conf. on Computer Design (ICCD), New York, NY, USA, October 2015, pp. 94100.
    5. 5)
    6. 6)
    7. 7)
      • 7. George, N.: ‘Characterization of logical masking and error propagation in combinational circuits and effects on system vulnerability’. IEEE/IFIP 41st Int. Conf., Hong Kong, China, June 2011, pp. 323334.
    8. 8)
    9. 9)
      • 9. Lee, H.K., Ha, D.S.: ‘Atalanta: an efficient ATPG for combinational circuits’. Technical Report, 93-12, 1993, vol. 65, pp. 1293.
    10. 10)
      • 10. Brayton, R., Mishchenko, A.: ‘ABC: an academic industrial-strength verification tool’. Int. Conf. on Computer Aided Verification, Edinburgh, UK, July 2010, pp. 2440.
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2018.1042
Loading

Related content

content/journals/10.1049/el.2018.1042
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address