http://iet.metastore.ingenta.com
1887

Masked AES PUF: a new PUF against hybrid SCA/MLAs

Masked AES PUF: a new PUF against hybrid SCA/MLAs

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A masked advanced encryption standard (AES) physical unclonable function (PUF) architecture is proposed for hardware authentication against hybrid side-channel (SCA) and machine-learning attacks (MLAs). The random mismatches of the load capacitance of the masked substitution-boxes in the AES cryptographic circuit induced by the fabrication process are utilised for generating the critical-authentication data against SCAs. Moreover, a mask data is added to the input challenge data to mask the actual input data of the proposed PUF against MLAs. As demonstrated in the results, the masked AES PUF proposed shows a nearly 51.1% uniformity, 50.7% inter-Hamming distance, and 98.1% reliability. Furthermore, if a hybrid SCA/MLA is performed on the proposed PUF by combining the corresponding side-channel leakage with the deep neural network algorithm, the prediction rate of the output responses of the masked AES PUF is only 55.2% after 100,000 number of challenge-to-response pairs are used for training.

References

    1. 1)
      • 1. Yu, W., Uzun, O.A., Köse, S.: ‘Leveraging on-chip voltage regulators as a countermeasure against side-channel attacks’. Proc. Design Automation Conf. (DAC), San Francisco, CA, USA, June 2015, pp. 16.
    2. 2)
    3. 3)
      • 3. Xu, X., Burleson, W.: ‘Hybrid side-channel/machine-learning attacks on PUFs: a new threat?’. Proc. Design, Automation & Test in Europe (DATE), Dresden, Germany, March 2014, pp. 16.
    4. 4)
    5. 5)
    6. 6)
      • 6. Kalyanaraman, M., Orshansky, M.: ‘Novel strong PUF based on nonlinearity of MOSFET subthreshold operation’. Proc. Hardware-Oriented Security and Trust (HOST), Austin, TX, USA, June 2013, pp. 1318.
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2018.0735
Loading

Related content

content/journals/10.1049/el.2018.0735
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
Correspondence
This article has following corresponding article(s):
a security masquerade
This is a required field
Please enter a valid email address