Low-complexity, high-speed multi-size cyclic-shifter for quasi-cyclic LDPC decoder

Low-complexity, high-speed multi-size cyclic-shifter for quasi-cyclic LDPC decoder

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Quasi-cyclic low-density parity check (QC-LDPC) codes are being widely used in communication standards, and the decoder of QC-LDPC codes requires a unique type of rotator. The unique rotator, called a multi-size cyclic-shifter (MSCS), should be able to rotate data with various sizes, and many structures have been proposed for the operation. A low-complexity, high-speed MSCS structure is proposed, in which a part of the previous smallest structure is replaced with a structure with less delay and comparable area. The synthesis results present that the proposed structure achieves not only the highest speed but also the lowest complexity after synthesis.


    1. 1)
    2. 2)
    3. 3)
    4. 4)
    5. 5)
      • 5. Peng, X., Chen, Z., Zhao, X., et al: ‘A 115 mW 1 Gbps QC-LDPC decoder ASIC for WiMAX in 65 nm CMOS’. Proc. IEEE Asian Solid-State Circuits Conf., 2011, pp. 317320.
    6. 6)
    7. 7)
    8. 8)
    9. 9)
    10. 10)

Related content

This is a required field
Please enter a valid email address