Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

access icon free Open-loop per-pin skew compensation with lock fault detector for parallel NAND flash memory interface

An open-loop per-pin skew compensation with lock fault detection is presented. The proposed circuit employs an open-loop reference selector, a two-stage open-loop delay lock method which is separated by a coarse and fine lock for fast lock-in time, and a fault lock detecting scheme to prevent lock fault by dead zone of samplers. A unidirectional scan method ahead the fine lock stage to minimise pin-to-pin skew errors after calibration is also applied. The circuit was fabricated with 55 nm CMOS technology with a 1 V supply voltage and an area of 0.0036 mm2 for one de-skewing module. The measured result shows that the skew error at 1 GHz operation was reduced to <6 ps after skew calibration when the skew between input/output (IO) pins was 230 ps, and the lock-in time was 11 clock cycles.

References

    1. 1)
      • 1. Jang, Y.-C., Park, J.-Y., Shin, S., et al: ‘Self-calibrating transceiver for source synchronous clocking system with on-chip TDR and swing level control scheme’. Proc. Symp. VLSI Circuits, Kyoto, Japan, June 2009, pp. 5455.
    2. 2)
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2017.4341
Loading

Related content

content/journals/10.1049/el.2017.4341
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address