Open-loop per-pin skew compensation with lock fault detector for parallel NAND flash memory interface

Open-loop per-pin skew compensation with lock fault detector for parallel NAND flash memory interface

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

An open-loop per-pin skew compensation with lock fault detection is presented. The proposed circuit employs an open-loop reference selector, a two-stage open-loop delay lock method which is separated by a coarse and fine lock for fast lock-in time, and a fault lock detecting scheme to prevent lock fault by dead zone of samplers. A unidirectional scan method ahead the fine lock stage to minimise pin-to-pin skew errors after calibration is also applied. The circuit was fabricated with 55 nm CMOS technology with a 1 V supply voltage and an area of 0.0036 mm2 for one de-skewing module. The measured result shows that the skew error at 1 GHz operation was reduced to <6 ps after skew calibration when the skew between input/output (IO) pins was 230 ps, and the lock-in time was 11 clock cycles.


    1. 1)
      • 1. Jang, Y.-C., Park, J.-Y., Shin, S., et al: ‘Self-calibrating transceiver for source synchronous clocking system with on-chip TDR and swing level control scheme’. Proc. Symp. VLSI Circuits, Kyoto, Japan, June 2009, pp. 5455.
    2. 2)

Related content

This is a required field
Please enter a valid email address