http://iet.metastore.ingenta.com
1887

In-DRAM bitwise processing circuit for low-power and fast computation

In-DRAM bitwise processing circuit for low-power and fast computation

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

In-DRAM processing circuit is able to reduce operation time and power consumption than the traditional CPU + MEMORY system in performing the complicated computation such as convolution. These benefits are gained by bitwise and parallel processing of the in-DRAM convolution circuit. To realise the in-DRAM circuit, an inter-bank processing circuit is proposed with bitwise summation/comparison circuit for performing convolution inside DRAM. Compared to the intra-bank bitwise operation, the inter-bank circuit can significantly reduce the power consumption and the number of row activation cycles to accomplish convolution. For the number of cycles, the inter-bank circuit takes only 65 cycles for calculating 16 × 16 feature map. On the contrary, the intra-bank needs as many as 192 cycles. In terms of power consumption, the inter-bank circuit consumes smaller power by 35% than the intra-bank. In the proposed in-DRAM processing circuit, no complicated multiplier and adder are needed in performing the convolution. The Modified National Institute of Standards and Technology (MNIST) recognition rate of the proposed bitwise processing circuit can be as high as 97.28%, indicating very little loss due to the ternary kernels.

References

    1. 1)
      • 1. Seshadri, V., Kim, Y., Fallin, C., et al: ‘Rowclone: fast and energy-efficient in-DRAM bulk data copy and initialization’. 2013 46th Annual IEEE/ACM Int. Symp. Microarchitecture (MICRO), USA, 2013.
    2. 2)
    3. 3)
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2017.3101
Loading

Related content

content/journals/10.1049/el.2017.3101
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address