This is an open access article published by the IET under the Creative Commons Attribution License (http://creativecommons.org/licenses/by/3.0/)
A building block for computing in memory systems is introduced. Based on the previously introduced racetrack memory proposed by IBM, a racetrack memory is used not only to store data but also to perform bitwise majority-based computations by coupling the memory with inputs provided by controllable magnets. This solution is defined as racetrack logic. Micromagnetic simulations are used to confirm that the proposed solution is technically viable.
References
-
-
1)
-
1. Parkin, S.S.P., Hayashi, M., Thomas, L., et al: ‘Magnetic domain-wall racetrack memory’, Science, 2008, 320, (5873), pp. 190–194 (doi: 10.1126/science.1145799).
-
2)
-
3. Annunziata, A.J., Gaidis, M., Thomas, L., et al: ‘Racetrack memory cell array with integrated magnetic tunnel junction readout’. 2011 Int. Electron Devices Meeting, December 2011, pp. 24.3.1–24.3.4.
-
3)
-
6. Vansteenkiste, A., Leliaert, J., Dvornik, M., et al: ‘The design and verification of mumax3’, AIP Adv., 2014, 4, (10) (doi: 10.1063/1.4899186).
-
4)
-
5. Huang, K., Zhao, R.: ‘Magnetic domain-wall racetrack memory-based nonvolatile logic for low-power computing and fast run-time-reconfiguration’, Trans. Very Large Scale Integr. (VLSI) Syst., 2016, 24, (9), pp. 2861–2872 (doi: 10.1109/TVLSI.2016.2523124).
-
5)
-
2. Matsunaga, S., Hayakawa, J., Ikeda, S., et al: ‘Fabrication of a nonvolatile full adder based on logic-in-memory architecture using magnetic tunnel junctions’, Appl. Phys. Express, 2008, 1, (9), p. 091301 (doi: 10.1143/APEX.1.091301).
-
6)
-
4. Zhang, Y., Zhao, W., Dafiné, R., et al: ‘Perpendicular-magnetic-anisotropy cofeb racetrack memory’, J. Appl. Phys., 2012, 111, (9), p. 093925 (doi: 10.1063/1.4716460).
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2017.2961
Related content
content/journals/10.1049/el.2017.2961
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Racetrack logic