© The Institution of Engineering and Technology
A new pathway to design floating gate quantum dot (QD) non-volatile RAM (QDNVRAM) cells that possess high-speed low-voltage Erase capabilities not possible with conventional floating gate NV memories is presented. This is achieved by directly accessing the QD floating gate layer with an additional drain (D2) during the Erase operation. Experimental data on fabricated long-channel (10 μm/14 μm) QDNVRAM cell shows ‘Erase’ pulse duration of ∼4 μs at voltage of about 10 V using drain D2 which is over two-order smaller than the ‘Write’ pulse value. Quantum mechanical simulations are also presented. QDNVRAM fabrication process is compatible with CMOS processing.
References
-
-
1)
-
2. Lee, J.J., Harada, Y., Pyun, J.W., et al: Appl. Phys. Lett., 2005, 86, p. 103505 (doi: 10.1063/1.1881778).
-
2)
-
1. Tiwari, S., Rana, F., Hanafi, H., et al: Appl. Phys. Lett., 1994, 68, (10), p. 1377 (doi: 10.1063/1.116085).
-
3)
-
4. Lingalugari, M., Baskar, K., Chan, P.-Y., et al: J. Electron. Mater., 2013, 42, p. 3156 (doi: 10.1007/s11664-013-2696-7).
-
4)
-
6. Velampati, R., Hasaneen, E.-S., Heller, E., et al: ‘Floating gate nonvolatile memory using individually cladded mono-dispersed quantum dots’, Trans. Very Large Scale Integr., 2017, 25, pp. 1774–1781 (doi: 10.1109/TVLSI.2016.2645795).
-
5)
-
3. Jain, F.C., Suarez, E., Gogna, M., et al: J. Electron. Mater., 2009, 38, (8), p. 1574 (doi: 10.1007/s11664-009-0755-x).
-
6)
-
5. Jain, F., Karmakar, S., Chan, P.-Y., et al: J. Electron. Mater., 2012, 41, (10), p. 2775 (doi: 10.1007/s11664-012-2161-z).
-
7)
-
1. Meena, J.S., Sze, S.M., Chand, U., et al: ‘Overview of emerging nonvolatile memory technologies’, Nanoscale Res. Lett., 2014, 9, (doi: 10.1186/1556-276X-9-526).
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2017.2931
Related content
content/journals/10.1049/el.2017.2931
pub_keyword,iet_inspecKeyword,pub_concept
6
6