© The Institution of Engineering and Technology
An ultra-low power dynamic comparator is proposed with low dynamic offset variation for successive approximation register (SAR) analogue-to-digital converter (ADC). Dynamic offset can be cancelled with the cascode current source. Moreover, the power consumption can be reduced because it has no power consumption during the reset phase. With body-driven technology and cross-coupled inverter, the positive feedback during the regeneration is enhanced, which reduces remarkably delay time. Simulation results in a 0.18 μm CMOS technology confirm the performance of the proposed comparator. It is shown that the fluctuation of the total offset voltage (mean + 3std) is 0.15 and 0.39 mV with common-mode voltage from 0.5V DD to V DD at supply 1.2 and 0.6 V through Monte Carlo simulation, respectively. Furthermore, the delay of the proposed structure can be decreased to 1.837 and 118.2 ns at supply voltages of 1.2 and 0.6 V, while the power consumption is only 18.6 μW and 144 nW, respectively.
References
-
-
1)
-
3. Abbas, M., Furukawa, Y., Komatsu, S., et al: ‘Clocked comparator for high-speed applications in 65 nm technology’. IEEE A-SSCC, Beijing, China, November 2010, pp. 1–4.
-
2)
-
3. Gao, J.F., Li, G.J., Li, Q.: ‘High-speed low-power common-mode insensitive dynamic comparator’, Electron. Lett., 2015, 51, (2), pp. 134–136 (doi: 10.1049/el.2014.3272).
-
3)
-
2. Chan, C.-H., Zhu, Y., Chio, U.-F., et al: ‘A reconfigurable low-noise dynamic comparator with offset calibration in 90 nm CMOS’. IEEE A-SSCC, Jeju, Korea, November 2011, pp. 233–236.
-
4)
-
2. Liu, C.-C., Chang, S.-J., Huang, G.-Y., Lin, Y.-Z.: ‘A 10 bit 50 MS/s SAR ADC with a monotonic capacitor switching procedure’, IEEE J. Solid-State Circuits, 2010, 34, pp. 731–740 (doi: 10.1109/JSSC.2010.2042254).
-
5)
-
4. Zhu, Z., Liang, Y.: ‘A 0.6-V 38-nW 9.4-ENOB 20-kS/s SAR ADC in 0.18 µm CMOS for medical implant devices’, IEEE Trans. Circuits Syst. I Regul. Pap., 2015, 62, (9), pp. 2167–2176 (doi: 10.1109/TCSI.2015.2451812).
-
6)
-
5. Xu, D.G., Xu, S.L., Chen, G.B.: ‘High-speed low-power and low-power supply voltage dynamic comparator’, Electron. Lett., 2015, 51, (23), pp. 1914–1916 (doi: 10.1049/el.2015.2796).
-
7)
-
1. Maymandi-Nejad, M., Sachdev, M.: ‘1-bit quantiser with rail to rail input range for sub-1V ΔΣ modulators’, Electron. Lett., 2003, 39, (12), pp. 894–895 (doi: 10.1049/el:20030588).
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2017.2916
Related content
content/journals/10.1049/el.2017.2916
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Ultra-low power comparator with dynamic offset cancellation for SAR ADC