access icon free Self-compared bit-line pairs for eliminating effects of leakage current

This Letter proposes a new scheme to eliminate the bit-line leakage current of static random access memory. The proposed scheme utilises a four-input sense amplifier to amplify the voltages of self-compared bit-line pairs. The bit-lines of the proposed structure have no series capacitances and are directly connected to the sense amplifier input. By this way, read delay and error caused by the leakage current of bit-lines will be eliminated. Simulation results in SMIC 28 nm CMOS process design kits show that the proposed scheme has better stability and can decrease delay time by 41.1% at 0.9 V supply voltage compared with the X-Calibration technology.

Inspec keywords: leakage currents; CMOS memory circuits; circuit stability; amplifiers; SRAM chips

Other keywords: self-compared bit-line pairs; read delay; X-calibration technology; static random access memory; leakage current effect elimination; voltage amplification; size 28 nm; voltage 0.9 V; SMIC CMOS process design kits; bit-line leakage current

Subjects: Memory circuits; CMOS integrated circuits; Amplifiers; Semiconductor storage

References

    1. 1)
      • 5. Natarajan, A., Shankar, V., Maheshwari, A., et al: ‘Sensing design issues in deep submicron CMOS SRAMs’. IEEE Computer Society Symp. VLSI: New Frontiers in VLSI Design, Tampa, FL, USA, May 2005, pp. 4245.
    2. 2)
    3. 3)
    4. 4)
      • 2. Naeem, M., Bai-Sun, K.: ‘10T SRAM using half-VDD precharge and row-wise dynamically powered read port for low switching power and ultralow RBL leakage’, Trans. Very Large Scale Integr. (VLSI) Syst., 2016, PP, (99), pp. 11931203.
    5. 5)
    6. 6)
    7. 7)
    8. 8)
    9. 9)
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2017.1130
Loading

Related content

content/journals/10.1049/el.2017.1130
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
Correspondence
This article has following corresponding article(s):
in brief