© The Institution of Engineering and Technology
Parallel cyclic redundancy check (CRC) architecture for high-throughput forward error correction decoders in broadband communication systems is proposed. Large amount of data bits are needed to be transmitted in a unit of a transport block (TB) in broadband communication systems. Owing to implementation complexity, TB is segmented into multiple small units of code blocks (CBs). The parallel CRC architecture proposed recursively calculates the TB CRC using individual CB CRCs. The proposed parallel CRC architecture is used to balance optimally between memory requirement and computational complexity.
References
-
-
1)
-
6. Cheng, C., Parhi, K.K.: ‘High-speed parallel CRC implementation based on unfolding, pipelining, and retiming’, Trans. Circuits Syst. II, Express Briefs, 2006, 53, (10), pp. 1017–1021 (doi: 10.1109/TCSII.2006.882213).
-
2)
-
1. 3GPP TS 36.212: ‘Evolved universal terrestrial radio access (E-UTRA); multiplexing and channel coding (release 10)’. , January 2011.
-
3)
-
5. Condo, C., Martina, M., Piccinini, G., et al: ‘Variable parallelism cyclic redundancy check circuit for 3GPP-LTE/LTE-advanced’, Signal Process. Lett., 2014, 21, (11), pp. 1380–1384 (doi: 10.1109/LSP.2014.2334393).
-
4)
-
5. Kim, H., Choi, I., Byun, W., et al: ‘Distributed CRC architecture for high-radix parallel turbo decoding in LTE-advanced’. IEEE Trans. Circuits Syst. II, 2015, 62, (9), pp. 906–910 (doi: 10.1109/TCSII.2015.2435131).
-
5)
-
10. Yoon, S.R., Seo, S., Huang, M.L., et al: ‘Multi-processor based CRC computation scheme for high-speed wireless LAN design’, Electron. Lett., 2010, 46, (11), pp. 800–802 (doi: 10.1049/el.2010.0145).
-
6)
-
4. Gangopadhyay, D., Reyhani-Masoleh, A.: ‘Multiple-bit parity-based concurrent fault detection architecture for parallel CRC computation’, Trans. Comput., 2016, 65, (7), pp. 2143–2157 (doi: 10.1109/TC.2015.2479617).
-
7)
-
2. IEEE Std. 802.16m-2011: ‘IEEE standard for local and metropolitan area networks, part 16: air interface for broadband wireless access systems: advanced air interface’, 2011.
-
8)
-
4. Campobello, G., Patané, G., Russo, M.: ‘Parallel CRC realization’, IEEE Trans. Comput., 2003, 52, (10), pp. 1312–1319 (doi: 10.1109/TC.2003.1234528).
-
9)
-
7. Ji, H.M., Killian, E.: ‘Fast parallel CRC algorithm and implementation on a configurable processor’. Proc. IEEE ICC, 3, New York, NY, USA, May 2002, pp. 1813–1817.
-
10)
-
9. Sun, Y., Kim, M.S.: ‘A table-based algorithm for pipelined CRC calculation’. Proc. IEEE ICC, Cape Town, South Africa, May 2010, pp. 1–5.
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2017.1029
Related content
content/journals/10.1049/el.2017.1029
pub_keyword,iet_inspecKeyword,pub_concept
6
6