Three-dimensional AND flash memory

Three-dimensional AND flash memory

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

High-density and high-speed charge-trapping AND flash memory array is fabricated for the first time. A reliability of 104 endurance cycles and uniform program/erase characteristics along with a threshold voltage window >3 V is obtained. The AND array has several advantages, such as high read current drivability regardless of the number of word-lines, immunity to back-pattern dependency, and fast bit-sensing speed based on a parallel connected cell array structure, which are highly appropriate for three-dimensional (3D) stacking. Finally, a novel 3D stacked vertical-AND array is proposed to surpass the limitations of the conventional 3D NAND flash memories.


    1. 1)
      • 1. Kim, K.: ‘Silicon technologies and solutions for the data-driven world’. IEEE ISSCC Dig. Tech. Papers, 2015, pp. 814, doi: 10.1109/ISSCC.2015.7062845.
    2. 2)
    3. 3)
    4. 4)
    5. 5)
    6. 6)
      • 6. Nozoe, A., Yamazaki, T., Sato, H., et al: ‘A 3.3 V high-density AND flash memory with 1 ms/512B erase & program time’. IEEE ISSCC Dig. Tech. Papers, 1995, pp. 124125, doi: 10.1109/ISSCC.1995.535458.

Related content

This is a required field
Please enter a valid email address