http://iet.metastore.ingenta.com
1887

Power-jitter trade-off analysis in digital-to-time converters

Power-jitter trade-off analysis in digital-to-time converters

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Digital-to-time converters are one of the main building blocks in time-domain signal processing. The jitter-power product is analysed and shown to scale up linearly as the full-scale delay range in current-mode logic implementations, and quadratically in CMOS logic. It is also shown that CMOS converters outperforms current-mode ones only when their output range is lower than about 1.4 times the clock period.

References

    1. 1)
    2. 2)
    3. 3)
    4. 4)
    5. 5)
    6. 6)
      • 6. Gao, X., Burg, O., Wang, H., et al: ‘A 2.7-to-4.3 GHz, 0.16 ps rms-jitter, −246.8 dB-FOM, digital fractional-N sampling PLL in 28 nm CMOS’. Solid-State Circuits Conf. Digest of Technical Papers, San Francisco, CA, USA, February, 2016, pp. 174176.
    7. 7)
    8. 8)
    9. 9)
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2016.4577
Loading

Related content

content/journals/10.1049/el.2016.4577
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address