http://iet.metastore.ingenta.com
1887

Highly optimised reconfigurable hardware architecture of 64 bit block ciphers MISTY1 and KASUMI

Highly optimised reconfigurable hardware architecture of 64 bit block ciphers MISTY1 and KASUMI

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Highly optimised reconfigurable hardware architecture is proposed of 64 bit block ciphers MISTY1 and KASUMI for wide-area cryptographic applications. The reconfigurable hardware architecture is comprised of reconfigurable components consisting of FL function, FO/FI function and XOR function designed to perform MISTY1 and KASUMI algorithms round transformation functions. In addition, reconfigurable FO/FI function is adequate to generate MISTY1 extended keys for onward use in MISTY1 round transformation function. The substitution functions S9 and S7 for MISTY1 and KASUMI algorithms are optimised for area and throughput. Common sub-expression elimination for AND-XOR logic combined with permutation/combination technique for AND gates reduces the area considerably, whereas parallel execution improves the throughput. With this design approach, application specific integrated circuit (ASIC) implementations using Synopsys Design Complier, SMIC 0.18 µm at 1.8 V achieved an area of 3481 NAND gates having throughput of 130.2 and 154.56 Mbits/s for MISTY1 and KASUMI, respectively. Synthesised FPGA implementation using Xilinx Artix 7 FPGA yielded an area of 487 configurable logic block (CLB) Slices having throughput of 209.43 and 248.7 Mbits/s for MISTY1 and KASUMI, respectively. Detailed design and performance analysis of reconfigurable hardware architecture of 64 bit block ciphers MISTY1 and KASUMI for ASIC implementations is described.

References

    1. 1)
      • 1. 3GPP TS 35.202, V 13.0.0, Doc. 2 KASUMI Specifications, 2016.
    2. 2)
      • 2. Matsui, M.: ‘New block encryption algorithm MISTY’ (Springer-Verlag, Berlin, Germany, 1997), 4th Int. Workshop on FSE, Haifa, Israel, January 20–22, 1997 (LNCS, 1267), pp. 54–68.
    3. 3)
    4. 4)
    5. 5)
    6. 6)
      • 6. Satoh, A., Morioka, S.: ‘Small and high-speed hardware architectures for 3GPP standard cipher KASUMI’. Proc. of Fifth Int. Conf. of Information Security, Sao Paulo, Brazil, September 30 – October 2, 2002, pp. 4862.
    7. 7)
      • 7. Sugawara, T., Homma, N., Satoh, A.: ‘ASIC performance comparison for ISO standard block ciphers’. JWIS 2007, Tokyo, Japan, August 2007, pp. 485498.
    8. 8)
      • 8. Kitsos, P., Galanis, M.D., Koufopavlou, G.: ‘High-speed hardware implementations of the KASUMI block cipher’. Proc. ISCAS 2004, Vancouver, Canada, May 2004, vol. 4, pp. 549552.
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2016.3982
Loading

Related content

content/journals/10.1049/el.2016.3982
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address