© The Institution of Engineering and Technology
A dual correlated double sampling (CDS) scheme, which can be embedded into a successive approximation register (SAR) or SAR/single-slope analogue-to-digital converters (ADCs) for low-noise CMOS imagers without the use of a power-consuming programmable gain amplifier (PGA) is proposed. To reduce the noise of the readout channel, the proposed dual CDS scheme removes the sampling error, which occurs in the capacitor digital-to-analogue converter (DAC), by storing only a reset voltage of the pixel into the capacitor DAC. In addition, without using the PGA, it amplifies the output of the readout channel by controlling the reference voltages of the ADC. The readout channel using the proposed CDS scheme was designed using a 90 nm CMOS imager process technology. The simulation results show that the signal-to-noise-distortion ratio of the readout channel using the proposed dual CDS scheme is 81.8 dB, which is an improvement of 10.8 dB over the digital CDS scheme. In addition, the output of the readout channel is amplified without the use of a PGA.
References
-
-
1)
-
2. Matsuo, S., Bales, T.J., Shoda, M., et al: ‘8.9-megapixel video image sensor with 14-b column-parallel SA-ADC’, IEEE Trans. Electron Devices, 2009, 56, (11), pp. 2380–2389 (doi: 10.1109/TED.2009.2030649).
-
2)
-
1. Yoshihara, S., Nitta, Y., Kikuchi, M., et al: ‘A 1/1.8-inch 6.4 MPixel 60 frames/s CMOS image sensor with seamless mode change’, IEEE J. Solid-State Circuits, 2006, 41, (12), pp. 2998–3006 (doi: 10.1109/JSSC.2006.884868).
-
3)
-
4. Kim, J.-B., Hong, S.-K., Kwon, O.-K.: ‘A low-power CMOS image sensor with area-efficient 14-bit two-step SA ADCs using pseudomultiple sampling method’, IEEE Trans. Circuits Syst. II, Exp. Briefs, 2015, 62, (5), pp. 451–455 (doi: 10.1109/TCSII.2014.2387531).
-
4)
-
3. Honda, H., Osawa, S., Shoda, M., et al: ‘A 1-inch optical format, 14.2M-pixel, 80 fps CMOS image sensor with a pipelined pixel reset and readout operation’. IEEE Symp. on VLSI Circuits, Kyoto, Japan, June 2013, pp. 12–14.
-
5)
-
6. Kim, M.-K., Hong, S.-K., Kwon, O.-K.: ‘An area-efficient and low-power 12-b SAR/single-slope ADC without calibration method for CMOS image sensors’, IEEE Trans. Electron Devices, 2016, 63, (9), pp. 3599–3604 (doi: 10.1109/TED.2016.2587721).
-
6)
-
5. Chen, D.G., Tang, F., Bermak, A.: ‘A low-power pilot-DAC based column parallel 8b SAR ADC with forward error correction for CMOS image sensors’, IEEE Trans. Circuits Syst. I, Regul. Pap., 2013, 60, (10), pp. 2572–2583 (doi: 10.1109/TCSI.2013.2244317).
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2016.3706
Related content
content/journals/10.1049/el.2016.3706
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Correspondence
This article has following corresponding article(s):
in brief
Dual CDS scheme embedded in SAR-based ADCs for low-noise CMOS imagers without a PGA