VCO-based sturdy MASH ADC architecture

VCO-based sturdy MASH ADC architecture

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A new multistage 1-1 ΔΣ analogue-to-digital converter (ADC) architecture implemented only with voltage-controlled oscillators (VCOs) is introduced. A sturdy multistage noise-shaping (SMASH) configuration is used to avoid the need of either calibration circuitry or noise-cancellation filters. The digital nature of the VCO's output simplifies the implementation of the interconnection paths between stages, making unnecessary neither the use of multibit digital-to-analogue converters nor analogue subtraction elements. The basic operation of the architecture is shown at system level and the sensitivity to VCO's frequency mismatch is analysed. The proposed architecture has been validated through behavioural simulations.


    1. 1)
    2. 2)
    3. 3)
    4. 4)
      • 4. Wiesbauer, A., Straussnigg, D., Hernandez, L., Cardes, F.: ‘System and method for an oversampled data converter’. US Patent 20140270261 A1, September 2014.
    5. 5)
    6. 6)
    7. 7)
    8. 8)
    9. 9)
    10. 10)

Related content

This is a required field
Please enter a valid email address