© The Institution of Engineering and Technology
Three kinds of parameters are considered to speed up the read operation of phase change memory: bit line parasitic parameters, read transmission gate parasitic parameters and current mirror parasitic parameters. A set reference cell and a reset reference cell are used in the reference circuit. Simulated in 130 nm process, the read access time of 1-Mb phase change memory (PCM) is 6.7 ns. In Monte Carlo simulations, the worst read access time is 13.8 ns compared to conventional 85 ns.
References
-
-
1)
-
5. Maffitt, T.M., Debrosse, J.K., Gabric, J.A., et al: ‘Design considerations for mram’, IBM J. Res. Dev., 2006, 50, (1), pp. 25–40 (doi: 10.1147/rd.501.0025).
-
2)
-
4. Wang, Q., Li, X., Chen, H., et al: ‘Methods to speed up read operation in a 64mbit phase change memory chip’, Electron. Express, 2015, 12, (20), pp. 1–6.
-
3)
-
2. Wong, H.S.P., Raoux, S., Kim, S.B., et al: ‘Phase change memory’, Proc. IEEE, 2010, 98, (12), pp. 2201–2227 (doi: 10.1109/JPROC.2010.2070050).
-
4)
-
1. Burr, G.W., Brightsky, M.J., Sebastian, A., et al: ‘Recent progress in phase-change memory technology’, J. Emerging Sel. Top. Circuits Syst., 2016, 99, pp. 1–17.
-
5)
-
6. Tsuchida, K., Inaba, T., Fujita, K., et al: ‘A 64 Mb MRAM with clamped-reference and adequate-reference schemes’. IEEE Int. Solid-state Circuits Conf. Digest of Technical Papers, San Francisco, CA, USA, February 2010, pp. 258–259.
-
6)
-
3. Hanzawa, S., Kitai, N., Osada, K., et al: ‘A 512 kB embedded phase change memory with 416kB/s write throughput at 100 μA cell write current’. IEEE Int. Solid-state Circuits Conf., San Francisco, CA, USA, February 2007, pp. 474–616.
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2016.3132
Related content
content/journals/10.1049/el.2016.3132
pub_keyword,iet_inspecKeyword,pub_concept
6
6