Static random-access memory (SRAM) based memories are widely used in electronic systems and if their contents change due to external reasons, the electronic system can functionally fail. One of the external reasons is the radiation induced soft errors as the SRAM memories are susceptible to radiation effects. Majority of the recently proposed methods use error correction codes (ECC) to mitigate soft errors. Error correction/detection capabilities of such methods are at most 3 bits in a codeword which will be insufficient while number of memory bits affected by a radiation particle is increased, as CMOS process technology shrinks towards around 5 nm. Since memory bits affected by a radiation particle are physically close, adjacent error detection/correction becomes a hot research topic. In this Letter, Euclidean geometry-low density parity check code, more capable ECC than Hamming code used in recent works, is explored in context of adjacent error detection performance. The results show that proposed method successfully detects up to 14-bit adjacent errors in a 15-bit codeword. As such, this method is suitable where high detection performance is needed. The proposed method is also simplified for efficient hardware implementation while detection performance is not sacrificed. Both methods are compared in terms of resource usage.

References

1. 1)
  - 2. Reviriego, P., Pontarelli, S., Evans, A., Maestro, J.A.: ‘A class of SEC-DED-DAEC codes derived from orthogonal latin square codes’, Trans. Very Large Scale Integr. (VLSI) Syst., 2015, 23, (5), pp. 968–972 (doi: 10.1109/TVLSI.2014.2319291).
2. 2)
  - 6. Quinn, H., Morgan, K., Graham, P., Krone, J., Caffrey, M.: ‘Static proton and heavy ion testing of the xilinx virtex-5 device’. Proc. IEEE Radiation Effects Data Workshop (REDW), Honolulu, HI, July 2007, pp. 177–184.
3. 3)
  - 1. Wirthlin, M.: ‘High-reliability FPGA-based systems: space, high-energy physics, and beyond’, Proc. IEEE, 2015, 103, (3), pp. 379–389 (doi: 10.1109/JPROC.2015.2404212).
4. 4)
  - 9. Reviriego, P., Martinez, J., Pontarelli, S., Maestro, J.A.: ‘A method to design SEC-DED-DAEC codes with optimized decoding’, Trans. Device Mater. Reliab., 2014, 14, (3), pp. 884–889 (doi: 10.1109/TDMR.2014.2332364).
5. 5)
  - 3. Reviriego, P., Flanagan, M.F., Liu, S.F., Maestro, J.A.: ‘On the use of euclidean geometry codes for efficient multibit error correction on memory systems’, Trans. Nucl. Sci., 2012, 59, (4), pp. 824–828 (doi: 10.1109/TNS.2012.2185061).
6. 6)
  - 3. Sánchez-Macián, A., Reviriego, P., Maestro, J.A.: ‘Hamming SEC-DAED and extended hamming SEC–DED–TAED codes through selective shortening and bit placement’, IEEE Trans. Device Mater. Reliab., 2012, 12, (2), pp. 357–362 (doi: 10.1109/TDMR.2012.2186965).
7. 7)
  - 12. Reviriego, P., Flanagan, M.F., Maestro, J.A.: ‘Efficient multibit Error Correction for memory applications using euclidean geometry codes’. Proc. European Conf. on Radiation and Its Effects on Components and Systems (RADECS), Sevilla, September 2011, pp. 160–163.
8. 8)
  - 5. Ebrahimi, M., Rao, P.M.B., Seyyedi, R., Tahoori, M.B.: ‘Low-cost multiple bit upset correction in SRAM-based FPGA configuration frames’, Trans. Very Large Scale Integr. (VLSI) Syst., 2016, 24, (3), pp. 932–943 (doi: 10.1109/TVLSI.2015.2425653).
9. 9)
  - 8. Sanchez-Macian, A., Reviriego, P., Maestro, J.A.: ‘Hamming SEC-DAED and extended hamming SEC-DED-TAED codes through selective shortening and bit placement’, Trans. Device Mater. Reliab., 2014, 14, (1), pp. 574–576 (doi: 10.1109/TDMR.2012.2204753).
10. 10)
  - 13. http://www.xilinx.com/support/documentation/user_guides/ug474_7Series_CLB.pdf.
11. 11)
  - 11. Liu, S.S., Reviriego, P., Sánchez-Macián, A., Xiao, L., Maestro, J.A.: ‘Odd-weight-column SEC-DED-TAED codes’, Electron. Lett., 2016, 52, (2), pp. 119–120 (doi: 10.1049/el.2015.3535).
12. 12)
  - 10. Saiz-Adalid, L.J., Reviriego, P., Gil, P., Pontarelli, S., Maestro, J.A.: ‘MCU tolerance in SRAMs through low-redundancy triple adjacent error correction’, Trans. Very Large Scale Integr. (VLSI) Syst., 2015, 23, (10), pp. 2332–2336 (doi: 10.1109/TVLSI.2014.2357476).
13. 13)
  - 4. Neale, A., Sachdev, M.: ‘A new SEC–DED error correction code subclass for adjacent MBU tolerance in embedded memory’, IEEE Trans. Device Mater. Reliab., 2012, 13, (1), pp. 223–230 (doi: 10.1109/TDMR.2012.2232671).

High performance adjacent error detection for nanometer devices

References

Related content