© The Institution of Engineering and Technology
In many applications, an incoming value is compared against one or more values stored in registers. To avoid data corruption, the registers are in some cases protected with a single error correction (SEC) code. Therefore, in a traditional implementation, SEC decoding would be done before the comparison. However, previous works have shown that it may be more efficient to compare the SEC encoded values directly using a distance one comparison. This distance one comparison prevents single bit errors from affecting the result of the comparison and is in many cases simpler than an SEC decoding plus a traditional comparison. It is shown that the use of single-error correction double error detection (SEC-DED) encoded registers enables a simplified distance one comparison that can further reduce the cost of implementing error protection for register comparison.
References
-
-
1)
-
1. Kanekawa, N., Ibe, E.H., Suga, T., Uematsu, Y.: ‘Dependability in electronic systems: mitigation of hardware failures, soft errors, and electro-magnetic disturbances’ (Springer Verlag, New York, NY, USA, 2010), .
-
2)
-
2. Hsiao, M.Y.: ‘A class of optimal minimum odd-weight column SEC–DED code’, IBM J. Res. Dev., 1970, 14, (4), pp. 395–301 (doi: 10.1147/rd.144.0395).
-
3)
-
3. Reviriego, P., Pontarelli, S., Ottavi, M., Maestro, J.A.: ‘FastTag a technique to protect cache tags against soft errors’, Trans. Device Mater. Reliab., 2014, 14, (3), pp. 935–937 (doi: 10.1109/TDMR.2014.2332616).
-
4)
-
4. Pagiamtzis, K., Azizi, N.F., Najm, F.N.: ‘A soft-error tolerant content-addressable memory (CAM) using an error-correcting-match scheme’. Proc. of the IEEE Custom Integrated Circuits Conf., San Jose, CA, USA, 10–13 September 2006, .
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2016.1783
Related content
content/journals/10.1049/el.2016.1783
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Efficient implementation of single event upset tolerant register comparison