© The Institution of Engineering and Technology
This Letter presents a self-controlled physical unclonable function (PUF) circuit and its application in encrypting on-chip memories of IC bank cards. The PUF circuit is based on cross-coupled NAND gates. Voting and Hamming code address the stability of its outputs. The Monte Carlo simulation and field-programmable gate array board are used for verification. The Voting method improves the error rate 79%. The Hamming codes and convertor can correct every error bits of PUF outputs. The PUF outputs, data address and time-stamp are encrypted by SM4 (Chinese block cipher algorithm standard) to generate KEY. The data does XOR with the KEY.
References
-
-
1)
-
9. Chopra, J.: ‘SRAM characteristics as physical unclonable functions’ (Worcester Polytechnic Institute Electric Project Collection, 2009).
-
2)
-
2. Su, Y., Holleman, J., Otis, B.: ‘A 1.6pj/bit 96% stable chip-ID generating circuit using process variations’. ISSCC, San Francisco, USA, February 2007, pp. 231–232.
-
3)
-
5. Sanu, K. Mathew, Sudhir, K., Satpathy, Mark A. Anders, Himanshu, Kaul: ‘A 0.19Pj/b PVT-variation-tolerant hybrid physically unclonable function circuit for 100% stable secure key generation in 22 nm CMOS’. ISSCC, San Francisco, USA, February 2014, pp. 178–179.
-
4)
-
1. Gassend, B., Clarke, D., van Dijk, M., Devadas, S.: ‘Controlled physical random functions’. Processing 18th Annual Computer Security Applications Conf., Las Vegas, USA, December 2002, pp. 149–160.
-
5)
-
4. Yu, M.-D., Devadas, : ‘Secure and robust error correction for physical unclonable functions’, Design Test Comput., 2010, 27, (1), pp. 48–65 (doi: 10.1109/MDT.2010.25).
-
6)
-
8. Komurcu, G., Dündar, G.: ‘Determining the quality metrics for PUFs and performance evaluation of two RO-PUFs’. IEEE 10th Int. New Circuits and Systems Conf., (NEWCAS), Montreal, Canada, June 2012, pp. 73–76.
-
7)
-
3. Bernardini, R.: ‘Theoretical limits of helperless stabilizers for physically unclonable constants’, Trans. Emerging Top. Comput., 2016, 4, (1), pp. 73–87 (doi: 10.1109/TETC.2014.2386137).
-
8)
-
6. Lee, J.W., Lim, D., Gassend, B., Suh, G.E., van Dijk, M., Devadas, S.: ‘A technique to build a secret key in ICs for ID and authentication applications’. IEEE Symp. VLSI Circuits, Honolulu, USA, June 2004, pp. 176–179.
-
9)
-
7. Suh, G.E., O'Donnell, C.W., Devadas, S.: ‘AEGIS: single-chip secure processor’. Design Test Comput., 2007, 24, (6), pp. 570–580 (doi: 10.1109/MDT.2007.179).
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2016.0984
Related content
content/journals/10.1049/el.2016.0984
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Correspondence
This article has following corresponding article(s):
in brief