SRAM cell with asymmetric pass-gate nMOSFETs for embedded memory applications

SRAM cell with asymmetric pass-gate nMOSFETs for embedded memory applications

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A novel asymmetric static RAM (SRAM) cell is fabricated on planar silicon-on-insulator CMOS technology, in which pass-gate (PG) transistors are asymmetric. Since lightly doped drain structure of PG transistors use only gate-to-source, this cell improves read stability by 43% when compared with the conventional SRAM 6T symmetric cell. Additionally, cell-leakage current reduces by 24% also due to the PG transistor gate-to-drain underlap design. Although it needs more current to write data to storage node, but no more voltage is needed based on measurements. The novel cell is still suitable for embedded memory.

Related content

This is a required field
Please enter a valid email address