Improving breakdown performance for novel LDMOS using n+ floating islands in substrate

Improving breakdown performance for novel LDMOS using n+ floating islands in substrate

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

A novel lateral double-diffusion MOS (LDMOS) with n+ floating islands in the substrate (NFI LDMOS) is proposed. In the NFI LDMOS, a series of n+ floating islands are introduced into the substrate. On the condition of a high-voltage blocking state, n+ floating islands induce the high potential from the drain region to the source region, which modulates the drift region's electric field and leads to a higher breakdown voltage (BV). What is more, the specific on-resistance (R on,sp) is reduced by the higher doping concentration of the drift region due to the n+ floating islands. Compared with the conventional LDMOS at the same 40 μm drift region, the BV of the NFI LDMOS is enhanced by 74.6% and R on,sp is reduced by 19.7%. So, the proposed NFI LDMOS possesses a higher figure-of-merit (FOM).


    1. 1)
      • 1. Qiao, M., Hu, X., Wen, H.J., Wang, M., Luo, B., Luo, X.R., Wang, Z., Zhang, B., Li, Z.J.: ‘A novel substrate-assisted RESURF technology for small curvature radius junction’. Proc. 23rd ISPSD, San Diego, CA, USA, May 2011, pp. 1619.
    2. 2)
      • 2. Yang, S.M., Hema, EP., Mrinal, A., Amanullah, Md., Sheu, G., Chen, P.A.: ‘High voltage NLDMOS with multiple-RESURF structure to achieve improved on-resistance’. Semiconductor Technology Int. Conf. (CSTIC), Shanghai, China, March 2015, pp. 13.
    3. 3)
      • 3. Rub, M., Bar, M., Demlb, G., Kapelsc, H., Schmittc, M., Sedlmaierc, S., Tolksdorf, C., Willmerothc, A.: ‘A 600 V 8.7 Ωmm2 lateral super junction transistor’. Proc. ISPSD, Naples, Italy, June 2006, pp. 305308.
    4. 4)
    5. 5)
    6. 6)
    7. 7)
      • 7. Zhang, B., Duan, B.X., Li, Z.J.: ‘Breakdown voltage analysis of a REBULF LDMOS structure with an n+-floating layer’, Chin. J. Semicond., 2006, 0, pp. 730734.
    8. 8)
      • 8. TMA MEDICI 4.2 Palo Alto: Technology Modeling Associates Inc..

Related content

This is a required field
Please enter a valid email address