© The Institution of Engineering and Technology
Single-error correction, double-error detection (SEC–DED) codes are a type of error-correction codes widely used in electronics to protect memory devices from data corruption. Odd-weight-column SEC–DED codes are a type of these codes where the parity-check matrix is built with every column including an odd number of ones. With this approach, double errors have an even-weight syndrome and can be differentiated from single errors and, consequently, easily detected. There are applications, such as avionics or space, where a multiple error usually affects adjacent cells. Adapting SEC–DED codes to protect against triple-adjacent errors is interesting in these applications. A modification to existing odd-weight-column SEC–DED codes to add triple-adjacent error detection (TAED), creating SEC–DED–TAED codes, is presented. The implementation of the additional triple-adjacent detection logic for these codes can be performed with limited performance and area overhead.
References
-
-
1)
-
3. Sánchez-Macián, A., Reviriego, P., Maestro, J.A.: ‘Hamming SEC-DAED and extended hamming SEC–DED–TAED codes through selective shortening and bit placement’, IEEE Trans. Device Mater. Reliab., 2012, 12, (2), pp. 357–362 (doi: 10.1109/TDMR.2012.2186965).
-
2)
-
2. Hsiao, M.Y.: ‘A class of optimal minimum odd-weight column SEC–DED code’, IBM J. Res. Dev., 1970, 14, (4), pp. 395–301 (doi: 10.1147/rd.144.0395).
-
3)
-
1. Chen, C.L., Hsiao, M.Y.: ‘Error-correcting codes for semiconductor memory applications: a state-of-the-art review’, IBM J. Res. Dev., 1984, 28, (2), pp. 124–134 (doi: 10.1147/rd.282.0124).
-
4)
-
4. Neale, A., Sachdev, M.: ‘A new SEC–DED error correction code subclass for adjacent MBU tolerance in embedded memory’, IEEE Trans. Device Mater. Reliab., 2012, 13, (1), pp. 223–230 (doi: 10.1109/TDMR.2012.2232671).
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2015.3535
Related content
content/journals/10.1049/el.2015.3535
pub_keyword,iet_inspecKeyword,pub_concept
6
6