Odd-weight-column SEC–DED–TAED codes

Odd-weight-column SEC–DED–TAED codes

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Single-error correction, double-error detection (SEC–DED) codes are a type of error-correction codes widely used in electronics to protect memory devices from data corruption. Odd-weight-column SEC–DED codes are a type of these codes where the parity-check matrix is built with every column including an odd number of ones. With this approach, double errors have an even-weight syndrome and can be differentiated from single errors and, consequently, easily detected. There are applications, such as avionics or space, where a multiple error usually affects adjacent cells. Adapting SEC–DED codes to protect against triple-adjacent errors is interesting in these applications. A modification to existing odd-weight-column SEC–DED codes to add triple-adjacent error detection (TAED), creating SEC–DED–TAED codes, is presented. The implementation of the additional triple-adjacent detection logic for these codes can be performed with limited performance and area overhead.


    1. 1)
    2. 2)
    3. 3)
    4. 4)

Related content

This is a required field
Please enter a valid email address