Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

access icon free Continuous-time digital filtering analogue-to-digital converter

Despite their alias-free operation, continuous time ADCs can have their power consumption overwhelmed when presented out-of-band, high frequency, high amplitude signals. A new continuous time ADC architecture which, thanks to its embedded low-pass filter transfer function is proposed, enables a power efficient quantisation in the presence of such signals. Moreover, the half-digital nature of this approach simplifies the implementation of the proposed system compared to a standard filter-first solution.

References

    1. 1)
    2. 2)
    3. 3)
      • 1. Weltin-Wu, C., Tsividis, Y.: ‘An event-driven, alias-free ADC with signal-dependent resolution’. Symp. on VLSI Circuits, June 2012, pp. 2829.
    4. 4)
      • 5. Harishchandra, V.M., Laxminidhi, T.: ‘0.5 V, 36 μW GmC Butterworth low pass filter in 0.18 μm CMOS process’. Asia Symp. on Quality Electronic Design, July 2012, pp. 8285.
    5. 5)
      • 4. Sosio, M., Liscidini, A., Castello, R., De Bernardinis, E.: ‘A complete DVB-T/ATSC tuner analog base-band implemented with a single filtering ADC’. European Solid States Circuit Conf., September 2011, pp. 391394.
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2015.3204
Loading

Related content

content/journals/10.1049/el.2015.3204
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
Correspondence
This article has following corresponding article(s):
in brief
This is a required field
Please enter a valid email address