Your browser does not support JavaScript!

MFSFET two-bit 1T1C DRAM memory design and empirical data

MFSFET two-bit 1T1C DRAM memory design and empirical data

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Operation of the 1-transistor, 1-capacitor dynamic random access memory cell that allows for two-bit operation, double the typical storage capacity, is explored. By using a metal-ferroelectric-semiconductor field-effect transistor, a second bit is captured in the ferroelectric layer polarisation resulting from negative and positive polarisation states. As a result, new modes of operation are created giving non-volatile, long-term storage as well as decreased power consumption and radiation hardening. A typical write and read operating cycle is outlined in-depth and used to verify operation indicating four distinct states representing the two bits. The resulting empirical data gives a comprehensive presentation of the read cycle of the memory cell. Methods for determining the polarisation state of the transistor are also explored and used to determine the average value for measured channel resistance using three types of transistors, each having different channel width and length.


    1. 1)
    2. 2)
    3. 3)
      • 8. Radiant Technologies, Inc.: ‘Modeling radiant thin ferroelectric film transistors’, Albuquerque, 2011.
    4. 4)
      • 10. Radiant Technologies, Inc.: ‘MFIS and TFFT testing with the premier II tester’, Albuquerque, 2011.
    5. 5)
      • 2. Tarui, Y.: ‘Future DRAM development and prospects for ferroelectric memories’. Int. Electron Devices Meeting, San Francisco, CA, USA, December 1994 (IEDM '94). Technical Digest, 1994, pp. 716.
    6. 6)
    7. 7)
    8. 8)
    9. 9)
      • 4. Ma, T.P.: ‘FEDRAM: A capacitor-less DRAM based on ferroelectric-gated field-effect transistor’. 2008 9th Int. Conf. on Solid-State and Integrated-Circuit Technology (ICSICT), Beijing, China, October 2009, pp. 850852.
    10. 10)
      • 1. Hodges, D.A., Jackson, H.G., Saleh, R.A.: ‘Analysis and design of digital integrated circuits: in deep submicron technology’ (McGraw-Hill, New York, 2004, 3rd edn.).

Related content

This is a required field
Please enter a valid email address