© The Institution of Engineering and Technology
A reliable majority voter circuit using a nanometre spin transfer torque magnetic tunnel junction (STT-MTJ) is presented. The circuit tolerates single transient faults and manages process variations due to technology downscaling. The use of this magnetic device brings non-volatility memory to logic circuits and promises to overcome the rising standby power issue. By using the STMicroelectronics fully depleted silicon on insulator 28 nm design kit and a precise STT-MTJ compact model, electrical simulations have been carried out to show its low-power and high reliability performances.
References
-
-
1)
-
5. Danilov, I.A., Gorbunov, M.S., Antonov, A.A.: ‘SET tolerance of 65 nm CMOS majority voters: a comparative study’, IEEE Trans. Nucl. Sci., 2014, 61, pp. 1597–1602, (doi: 10.1109/TNS.2014.2311297).
-
2)
-
3. Yao, X.F., Harms, J., Lyle, A., Ebrahimi, F., Zhang, S., Wang, J.P.: ‘Magnetic tunnel junction-based spintronic logic units operated by spin transfer torque’, IEEE Trans. Nanotechnol., 2012, 11, pp. 120–126, (doi: 10.1109/TNANO.2011.2158848).
-
3)
-
6. Zhao, W., Chappert, C., Javerliac, V., Noziere, J.P.: ‘High speed, high stability and low power sensing amplifier for MTJ/CMOS hybrid logic circuits’, IEEE Trans. Magn., 2009, 45, (10), pp. 3784–3787, (doi: 10.1109/TMAG.2009.2024325).
-
4)
-
7. Wang, Y., Zhang, Y., Deng, E., Klein, J., Naviner, L., Zhao, W.: ‘Compact model of magnetic tunnel junction with stochastic spin transfer torque switching for reliability analyses’, Microelectron. Reliab., 2014, 54, pp. 1774–1778, 2014, (doi: 10.1016/j.microrel.2014.07.019).
-
5)
-
1. Chappert, C., Fert, A., Nguyen, V.D.F.: ‘The emergence of spin electronics in data storage’, Nat. Mater., 2007, 6, pp. 813–823, (doi: 10.1038/nmat2024).
-
6)
-
2. Ren, F., Markovic, D.: ‘True energy-performance analysis of the MTJ-based logic-in-memory architecture (1 bit full adder)’, IEEE Trans. Electron Devices, 2010, 57, pp. 1023–1028, (doi: 10.1109/TED.2009.2034995).
-
7)
-
4. Ban, T., Naviner, L.A.B.: ‘A simple fault-tolerant digital voter circuit in TMR nanoarchitectures’. IEEE Int. NEWCAS Conf., Montreal, Canada, June 2010, pp. 269–272, .
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2015.2738
Related content
content/journals/10.1049/el.2015.2738
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Reliable majority voter based on spin transfer torque magnetic tunnel junction device