© The Institution of Engineering and Technology
A gain cell embedded dynamic random access memory (eDRAM) with a noble charge injection technique is presented. The gain memory cell is composed of dual-threshold two logic N-type MOSs implemented in a generic triple-well CMOS process. A negative-voltage toggle on the parasitic junction diode formed between the pocket p-well and the cell data node couples up the cell storage voltages. It results in a much enhanced retention time in a compact bit area. Moreover, the technique exhibits much strong immunity from the write disturbance. Measured results at 85°C from a 110 nm 64 kbit prototype eDRAM incorporating the proposed technique demonstrate 69% enhanced retention time and 86% smaller write disturbance loss compared with the conventional one.
References
-
-
1)
-
4. Zhang, W., Chun, K.C., Kim, C.H.: ‘A write-back-free 2T1D embedded DRAM with local voltage sensing and a dual-row-access low power mode’, IEEE Trans. Circuits Syst. I, Regul. Pap., 2013, 60, (8), pp. 2030–2038 (doi: 10.1109/TCSI.2013.2252652).
-
2)
-
2. Chun, K.C., Jain, P., Lee, J.H., Kim, C.H.: ‘A 3 T gain cell embedded DRAM utilizing preferential boosting for high density and low power on-die caches’, IEEE J. Solid-State Circuits, 2011, 46, (6), pp. 1495–1505 (doi: 10.1109/JSSC.2011.2128150).
-
3)
-
1. Somasekhar, D., Ye, Y., Aseron, P.: ‘2 GHz 2 Mb 2T gain cell memory macro with 128 GBytes/sec bandwidth in a 65 nm logic process technology’, IEEE J. Solid-State Circuits, 2009, 44, (1), pp. 174–185 (doi: 10.1109/JSSC.2008.2007155).
-
4)
-
3. Chun, K.C., Jain, P., Kim, T.H., Kim, C.H.: ‘A 667 MHz logic-compatible embedded DRAM featuring an asymmetric 2T gain cell for high speed on-die caches’, IEEE J. Solid-State Circuits, 2012, 47, (2), pp. 547–559 (doi: 10.1109/JSSC.2011.2168729).
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2015.2237
Related content
content/journals/10.1049/el.2015.2237
pub_keyword,iet_inspecKeyword,pub_concept
6
6