© The Institution of Engineering and Technology
On-chip cache memory is one of the largest power consumers in modern microprocessors. A dynamic way prediction scheme utilising a hearing policy is proposed for a low-power level-one cache design that handles power limit issues. The high prediction accuracy of the dynamically electing candidate (DEC)-cache helps to prevent large miss penalties. Owing to the high prediction accuracy, the experimental results show that the DEC-cache structure improves the energy-delay product by 26% compared with the existing buffered dual-mode cache.
References
-
-
1)
-
2. Inoue, K., Ishihara, T., Murakami, K.: ‘Way-predicting set-associative cache for high performance and low energy consumption’. Proc. of ISLPED, San Diego, CA, USA, August 1999, pp. 273–275.
-
2)
-
1. Zyuban, V.: ‘Power optimization methodology for the IBM POWER7 microprocessor’, IBM J. Res. Dev., 2011, 55, (3), pp. 7:1–7:9 (doi: 10.1147/JRD.2011.2110410).
-
3)
-
5. Linley, G.: ‘Sandy Bridge spans generations’. 2010.
-
4)
-
3. Calagos, M., Chu, Y.: ‘Hybrid scheme for low-power set associative caches’, Electron. Lett., 2012, 48, (14), pp. 819–821 (doi: 10.1049/el.2012.1434).
-
5)
-
4. Moinuddin, K.: ‘Adaptive insertion policies for high performance caching’. Proc. of Int. Symp. on Computer Architecture (ISCA 07), San Diego, CA, USA, June 2007, pp. 381–391.
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2015.1153
Related content
content/journals/10.1049/el.2015.1153
pub_keyword,iet_inspecKeyword,pub_concept
6
6