DEC-cache: dynamically electing candidate cache for low power utilising hearing policy

DEC-cache: dynamically electing candidate cache for low power utilising hearing policy

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

On-chip cache memory is one of the largest power consumers in modern microprocessors. A dynamic way prediction scheme utilising a hearing policy is proposed for a low-power level-one cache design that handles power limit issues. The high prediction accuracy of the dynamically electing candidate (DEC)-cache helps to prevent large miss penalties. Owing to the high prediction accuracy, the experimental results show that the DEC-cache structure improves the energy-delay product by 26% compared with the existing buffered dual-mode cache.


    1. 1)
    2. 2)
      • 2. Inoue, K., Ishihara, T., Murakami, K.: ‘Way-predicting set-associative cache for high performance and low energy consumption’. Proc. of ISLPED, San Diego, CA, USA, August 1999, pp. 273275.
    3. 3)
    4. 4)
      • 4. Moinuddin, K.: ‘Adaptive insertion policies for high performance caching’. Proc. of Int. Symp. on Computer Architecture (ISCA 07), San Diego, CA, USA, June 2007, pp. 381391.
    5. 5)
      • 5. Linley, G.: ‘Sandy Bridge spans generations’. Microprocessor Report, Mountain View, CA, USA, 27 September2010.

Related content

This is a required field
Please enter a valid email address