Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

access icon free Low-complexity constant multiplication for layer processing in MIMO symbol detection

A method to reduce the hardware complexity of the layer processing units for symbol detectors in multiple-input–multiple-output (MIMO) communication systems is presented. In the proposed method, the symbol constellation for each layer is modified virtually so as to reduce the hardware complexity of the constant multipliers required for the layer processing unit. For systems with 64-quadrature-amplitude modulation (QAM), the proposed method reduces the number of arithmetic units implementing constant multipliers by 42.9%, when compared with the conventional method.

References

    1. 1)
    2. 2)
    3. 3)
      • 4. Wenk, M., Zellweger, M., Burg, A., Felber, N., Fichtner, W.: ‘K-best MIMO detection VLSI architectures achieving up to 424 Mbps’. Proc. of IEEE Int. Symp. Circuits and Systems, Kos, Greece, May 2006, pp. 11511154.
    4. 4)
    5. 5)
    6. 6)
    7. 7)
      • 6. Kim, T.-H., Park, I.-C.: ‘A 2.6 Gb/s 1.56 mm2 near-optimal MIMO detector in 0.18 μm CMOS’. Proc. of Custom Integrated Circuits Conf., San Jose, CA, USA, September 2010, pp. 14.
    8. 8)
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2015.0297
Loading

Related content

content/journals/10.1049/el.2015.0297
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address