References

• 1. 1)
     • E. Arıkan . Channel polarization: a method for constructing capacity achieving codes for symmetric binary-input memoryless channels. IEEE Trans. Inf. Theory , 3051 - 3073
  2. 2)
     • A. Alamdar-Yazdi , F.R. Kschischang . A simplified successive- cancellation decoder for polar codes. IEEE Commun. Lett. , 1378 - 1380
  3. 3)
     • 4. Park, Y.S., Tao, Y., Sun, S., Zhang, Z.: ‘A 4.68 Gb/s belief propagation polar decoder with bit-splitting register file’. Symp. on VLSI Circuits Dig. Tech. Pap., Honolulu, HI, USA, June 2014, pp. 1–2.
  4. 4)
     • 6. Dizdar, O., Arıkan, E.: ‘A high-throughput energy-efficient implementation of successive-cancellation decoder for polar codes using combinational logic’. CoRR, December 2014, vol. abs/1412.3829, Available at http://www.arxiv.org/abs/1412.3829.
  5. 5)
     • I. Kuon , J. Rose . Measuring the gap between FPGAs and ASICs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. , 2 , 203 - 215
  6. 6)
     • 5. Raymond, A., Gross, W.: ‘A scalable successive-cancellation decoder for polar codes’, IEEE Trans. Signal Process., 2014, 62, (20), pp. 5339–5347 (doi: 10.1109/TSP.2014.2347262).
  7. 7)
     • 7. Wong, H., Betz, V., Rose, J.: ‘Comparing FPGA vs. custom CMOS and the impact on processor microarchitecture’. ACM/SIGDA Int. Symp. on Field Programmable Gate Arrays, Monterey, CA, USA, March 2011, pp. 5–14.
  8. 8)
     • 3. Sarkis, G., Giard, P., Vardy, A., Thibeault, C., Gross, W.J.: ‘Fast polar decoders: algorithm and implementation’, IEEE J. Sel. Areas Commun., 2014, 32, (5), pp. 946–957 (doi: 10.1109/JSAC.2014.140514).