© The Institution of Engineering and Technology
As technology scales down, soft errors, because of single event upsets (SEUs) that affect multiple nodes (through multiple node charge sharing), become a serious concern in nanometre technology integrated circuits. Existing radiation hardening techniques provide partial or no immunity when more than one node are affected. A new latch topology is presented that guarantees soft error tolerance when a single node or any arbitrary combination of node pairs is affected by an SEU. The proposed scheme exploits a positive feedback loop which consists of C-elements. Simulation results validate the efficiency of the new design over existing soft error hardening techniques such as BISER, FERST and TPDICE.
References
-
-
1)
-
4. Mitra, S., Zhang, M., Seifert, N., Mak, T.M., Kim, K.S.: ‘Built-in soft error resilience for robust system design’. IEEE Int. Conf. on Integrated Circuit Design and Technology, Austin, TX, USA, June 2007, pp. 1–6.
-
2)
-
21. Blum, D.R., Delgado-Frias, J.G.: ‘Delay and energy analysis of SEU and SET-tolerant pipeline latches and flip-flops’, IEEE Trans. Nucl. Sci., 2009, 56, (3), pp. 1618–1628 (doi: 10.1109/TNS.2009.2019590).
-
3)
-
5. Fazeli, M., Miremadi, S.G., Ejlali, A., Patooghy, A.: ‘Low energy single event upset / single event transient-ttolerant latch for seep submicron technologies’, IET Comput. Digit. Tech., 2009, 3, (3), pp. 289–303 (doi: 10.1049/iet-cdt.2008.0099).
-
4)
-
Y.S. Dhillon
.
Analysis and optimization of nanometer CMOS circuits for soft-error tolerance.
IEEE Trans. Very Large Scale Integr. (VLSI) Syst.
,
5 ,
514 -
524
-
5)
-
6. Blum, D., Delgrado-Frias, J.: ‘Schemes for eliminating transient-width clock overhead from set-tolerant memory-based systems’, IEEE Trans. Nucl. Sci., 2006, 53, (3), pp. 1564–1573 (doi: 10.1109/TNS.2006.874496).
-
6)
-
2. Black, J., Dodd, P., Warren, K.: ‘Physics of multiple-node charge collection and impacts on single-event characterization and soft error prediction’, IEEE Trans. Nucl. Sci., 2013, 60, (3), pp. 1836–1851 (doi: 10.1109/TNS.2013.2260357).
-
7)
-
1. Calin, T., Nicolaidis, M., Velazco, R.: ‘Upset hardened memory design for submicron CMOS technology’, IEEE Trans. Nucl. Sci., 1996, 43, (6), pp. 2874–2878 (doi: 10.1109/23.556880).
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2014.4374
Related content
content/journals/10.1049/el.2014.4374
pub_keyword,iet_inspecKeyword,pub_concept
6
6