Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

access icon free Soft error interception latch: double node charge sharing SEU tolerant design

As technology scales down, soft errors, because of single event upsets (SEUs) that affect multiple nodes (through multiple node charge sharing), become a serious concern in nanometre technology integrated circuits. Existing radiation hardening techniques provide partial or no immunity when more than one node are affected. A new latch topology is presented that guarantees soft error tolerance when a single node or any arbitrary combination of node pairs is affected by an SEU. The proposed scheme exploits a positive feedback loop which consists of C-elements. Simulation results validate the efficiency of the new design over existing soft error hardening techniques such as BISER, FERST and TPDICE.

References

    1. 1)
      • 4. Mitra, S., Zhang, M., Seifert, N., Mak, T.M., Kim, K.S.: ‘Built-in soft error resilience for robust system design’. IEEE Int. Conf. on Integrated Circuit Design and Technology, Austin, TX, USA, June 2007, pp. 16.
    2. 2)
    3. 3)
    4. 4)
    5. 5)
    6. 6)
    7. 7)
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2014.4374
Loading

Related content

content/journals/10.1049/el.2014.4374
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address