Your browser does not support JavaScript!

access icon free SEU reliability evaluation of 3D ICs

The single-event-upset (SEU) reliability is a concern for three-dimensional (3D) integrated circuits (ICs), mainly due to the carrier mobility change caused by thermo-mechanical stress from through-silicon vias (TSVs) and the shallow trench isolation (STI). A systematic evaluation method is proposed to identify the vulnerability within 3D ICs at design time. The evaluation flow involves the TSV/STI stress-aware mobility variation calculation, sensitive region marking, insertion of excitation signals and then the simulation of the 3D ICs. This method is able to help 3D IC designers to evaluate and enhance the SEU reliability at design time.


    1. 1)
      • 2. Skorobogatov, S., Anderson, R.: ‘Optical fault induction attacks’. Proc. of Cryptographic Hardware and Embedded Systems (CHES2002), San Francisco, CA, USA, August 2002, pp. 212.
    2. 2)
      • 6. Uchida, K., Krishnamohan, T., Saraswat, K., Nishi, Y.: ‘Physical mechanisms of electron mobility enhancement in uniaxial stressed MOSFETs and impact of uniaxial stress engineering in ballistic regime’. Proc. Electron Devices Meeting, IEEE IEDM Technical Digest, Washington DC, WA, USA, December 2005, pp. 129132.
    3. 3)
    4. 4)
    5. 5)
      • 4. The National Institute of Standards and Technology (NIST): ‘Security Requirements for Cryptographic Modules’, FIPS PUB140-3 Draft, 2009.
    6. 6)

Related content

This is a required field
Please enter a valid email address