http://iet.metastore.ingenta.com
1887

SEU reliability evaluation of 3D ICs

SEU reliability evaluation of 3D ICs

For access to this article, please select a purchase option:

Buy article PDF
$19.95
(plus tax if applicable)
Buy Knowledge Pack
10 articles for $120.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The single-event-upset (SEU) reliability is a concern for three-dimensional (3D) integrated circuits (ICs), mainly due to the carrier mobility change caused by thermo-mechanical stress from through-silicon vias (TSVs) and the shallow trench isolation (STI). A systematic evaluation method is proposed to identify the vulnerability within 3D ICs at design time. The evaluation flow involves the TSV/STI stress-aware mobility variation calculation, sensitive region marking, insertion of excitation signals and then the simulation of the 3D ICs. This method is able to help 3D IC designers to evaluate and enhance the SEU reliability at design time.

References

    1. 1)
    2. 2)
      • 2. Skorobogatov, S., Anderson, R.: ‘Optical fault induction attacks’. Proc. of Cryptographic Hardware and Embedded Systems (CHES2002), San Francisco, CA, USA, August 2002, pp. 212.
    3. 3)
    4. 4)
      • 4. The National Institute of Standards and Technology (NIST): ‘Security Requirements for Cryptographic Modules’, FIPS PUB140-3 Draft, 2009.
    5. 5)
    6. 6)
      • 6. Uchida, K., Krishnamohan, T., Saraswat, K., Nishi, Y.: ‘Physical mechanisms of electron mobility enhancement in uniaxial stressed MOSFETs and impact of uniaxial stress engineering in ballistic regime’. Proc. Electron Devices Meeting, IEEE IEDM Technical Digest, Washington DC, WA, USA, December 2005, pp. 129132.
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2014.3968
Loading

Related content

content/journals/10.1049/el.2014.3968
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address