A new boost bulk-driven sense-amplifier-based flip-flop (BBDSAFF) is presented. First, thanks to the boost and bulk-driven technique, the BBDSAFF consumes much lower power and can operate normally in the ultra-wide voltage range. Secondly, the adopted pseudo-PMOS dynamic technique in the RS latch output stage can greatly reduce the delay and improve the driving capability. The simulation results show advantages of high-speed, low power dissipation and very small and symmetrical rise/fall delay. Under the same simulation conditions, power dissipation, delay and PDP of the Strollo sense-amplifier-based flip-flop is 31 μW, 107 ps and 3.32 fJ whereas that of the proposed bulk-driven SAFF is 29 μW, 94 ps and 2.73 fJ. This low power consumption and high-speed BBDSAFF can be applied in various fields, such as ultra-dynamic voltage scaling VLSI, circuits, low power dissipation counter-clock systems and microprocessors.

References

1. 1)
  - 6. Strollo, A.G.M., et al: ‘A novel high speed sense-amplifier-based flip-flop’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2005, 13, (11), pp. 1266–1274 (doi: 10.1109/TVLSI.2005.859586).
2. 2)
  - 10. Qin, J., Chen, S., et al: ‘Simulation study of the single-event effects sensitivity in nanoscale CMOS for body-biasing circuits’, IEEE Trans. Device Mater. Reliab., 2014, 14, (2), pp. 639–644 (doi: 10.1109/TDMR.2014.2308592).
3. 3)
  - 3. Verma, N., Kwong, J., Chandrakasan, A.P.: ‘Nanometer MOSFET variation in minimum energy subthreshold circuits’, IEEE Trans. Electron Devices, 2008, 55, (1), pp. 163–174 (doi: 10.1109/TED.2007.911352).
4. 4)
  - B. Nikolic . Improved sense-amplifier-based flip-flop: design and measurements. IEEE J. Solid-State Circuits , 6 , 876 - 884
5. 5)
  - H. Kawaguchi , T. Sakurai . A reduced clock swing flip-flop (RCSFF) for 63% power reduction. IEEE J. Solid-State Circuits , 5 , 807 - 811
6. 6)
  - M. Matsui . A 200 MHz 13 mm2 2-D DCT macrocell using sense-amplifying pipeline flip-flop scheme. IEEE J. Solid-State Circuits , 12 , 1482 - 1490
7. 7)
  - 11. Huang, H.Y., Lin, J.F.: ‘Design and application of CMOS bulk input scheme’, IEEE J. Solid-State Circuits, 2004, 39, (8), pp. 1305–1312 (doi: 10.1109/JSSC.2004.831496).
8. 8)
  - 4. Gao, H., Qiao, F., et al: ‘A novel low-power and high-speed master-slave D flip-flop’. IEEE TENCON Region 10 Conf., Hong Kong, China, November 2006, pp. 1–4, doi: 10.1109/ TENCON.2006.344110.
9. 9)
  - 9. Meijer, M., de Gyvez, J.P.: ‘Body-bias-driven design strategy for area and performance-efficient CMOS circuits’, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2012, 20, (1), pp. 42–51 (doi: 10.1109/TVLSI.2010.2091974).
10. 10)
  - B.H. Calhoun , A.P. Chandrakasan . Ultra-dynamic voltage scaling (UDVS) using sub-threshold operation and local voltage dithering. IEEE J. Solid-State Circuits , 238 - 245
11. 11)
  - 5. Turker, D.Z., Khatri, S.P., Sánchez-Sinencio, E.: ‘A DCVSL delay cell for fast low power frequency synthesis applications’, IEEE Trans. Circuits Syst., I, Regul. Pap., 2011, 58, (6), pp. 1225–1237 (doi: 10.1109/TCSI.2010.2103170).

Boost bulk-driven sense-amplifier flip-flop operating in ultra-wide voltage range

References

Related content