© The Institution of Engineering and Technology
A double-gate charge-plasma-based super-steep negative capacitance junctionless tunnel field effect transistor (NC-JLTFET) using a ferroelectric gate stack is proposed. Structurally, the NC-JLTFET consists of a heavily doped n-type silicon (Si) channel with two distinctive gates (control gate and fixed source gate). The fixed source gate accounts for the charge-plasma (hole plasma) formation which results in surrogate p-type doping by using work-function engineering. It induces a uniform p-region on the source side on the n-type doped Si film having a thickness less than the Debye length (L D). The key attribute of the NC-JLTFET is the ferroelectric gate stack which is employed as a control gate resulting in NC behaviour due to positive feedback among the electric dipoles in the ferroelectric material. The NC-JLTFET endeavours to achieve a super-steep sub-threshold slope, a paramount boost in drive current and a substantial enhancement in peak transconductance (g m) than the JLTFET. Meanwhile, it embraces the inherent advantages of the charge-plasma junctionless structure. Thus, it avails itself of a simple fabrication process flow and high immunity against process variations and random dopant fluctuations.
References
-
-
1)
-
5. Akram, M.W., Ghosh, B.: ‘Junctionless silicon-Nanowire Gate-All-Around Tunnel Field Effect Trasistor’, J. Low Power Electron., 2014, 10, (2), pp. 286–292 (doi: 10.1166/jolpe.2014.1324).
-
2)
-
Z. Qin ,
Z. Wei ,
A. Seabaugh
.
Low-subthreshold-swing tunnel transistors.
IEEE Electron Device Lett.
,
297 -
300
-
3)
-
6. Bal, P., Akram, M.W., Mondal, P., Ghosh, B.: ‘Performance estimation of sub-30 nm junctionless tunnel FET (JLTFET)’, Journal of Computational Electronics, 2013, 12, (4), pp. 782–789 (doi: 10.1007/s10825-013-0483-6).
-
4)
-
1. Salahuddin, S., Datta, S.: ‘Use of negative capacitance to provide voltage amplification for low power nanoscale devices’, Nano Lett., 2008, 8, (2), pp. 405–410 (doi: 10.1021/nl071804g).
-
5)
-
7. Kumar, M., Janardhanan, S.: ‘Doping-less tunnel field effect transistor: Design and investigation’, IEEE Trans. Electron. Devices, 2013, 60, (10), pp. 3285–3290 (doi: 10.1109/TED.2013.2276888).
-
6)
-
4. Rajasekharan, B., Hueting, R.J.E., Salm, C., van Hemert, T., Wolters, R.A.M., Schmitz, J.: ‘Fabrication and characterization of the charge-plasma diode’, Electron Device Lett., 2010, 31, (6), pp. 528–530 (doi: 10.1109/LED.2010.2045731).
-
7)
-
3. Ghosh, B., Akram, M.W.: ‘Junctionless tunnel field effect transistor’, IEEE Electron Device Lett., 2013, 34, (5), pp. 584–586 (doi: 10.1109/LED.2013.2253752).
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2014.3256
Related content
content/journals/10.1049/el.2014.3256
pub_keyword,iet_inspecKeyword,pub_concept
6
6