© The Institution of Engineering and Technology
The bit cell is a key component that determines the VDDmin and power consumption of a sub-threshold static random access memory (SRAM). A new bit cell with a pnn-type latch structure is proposed. The analysis and measurement results indicate that the pnn bit cell outperforms the conventional bit cells in terms of VDDmin and power reduction.
References
-
-
1)
-
3. Tu, M.H., Lin, J.Y., Tsai, M.C., Lu, C.Y., Lin, Y.J., Wang, M.H., Huang, H.S., Lee, K.D., Shih, W.C., Jou, S.J., Chung, C.T.: ‘A single-ended disturb-free 9 T subthreshold SRAM with cross-point data-aware write word-line structure, negative bit-line, and adaptive read operation timing tracing’, IEEE J. Solid-State Circuits, 2012, 47, (6), pp. 1469–1482 (doi: 10.1109/JSSC.2012.2187474).
-
2)
-
2. Chang, M.H., Chiu, Y.T., Hwang, W.: ‘Design and iso-area Vmin analysis of 9 T subthreshold SRAM with bit-interleaving scheme in 65-nm CMOS’, IEEE Trans. Circuits Syst. II, 2012, 59, (7), pp. 429–433 (doi: 10.1109/TCSII.2012.2198984).
-
3)
-
I.J. Chang
.
A 32kb 10T sub-threshold SRAM array with bit-interleaving and differential read scheme in 90nm CMOS.
IEEE J. Solid-State Circuits
,
2 ,
650 -
658
-
4)
-
5. Lo, C.H., Huang, S.Y.: ‘P-P-N based 10 T SRAM for low-leakage and resilient subthreshold operation’, IEEE J. Solid-State Circuits, 2011, 46, (3), pp. 695–704 (doi: 10.1109/JSSC.2010.2102571).
-
5)
-
L. Chang
.
An 8T-SRAM for variability tolerance and low-voltage operation in high-performance caches.
IEEE J. Solid-State Circuits
,
4 ,
956 -
962
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2014.2357
Related content
content/journals/10.1049/el.2014.2357
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Correspondence
This article has following corresponding article(s):
interview
Sub-threshold SRAM bit cell pnn for VDDmin and power reduction