© The Institution of Engineering and Technology
In most algorithms that use quaternion numbers, the key operation is a quaternion multiplication, of which the efficiency and accuracy obviously determine the same properties of the whole computational scheme of a filter or transform. A digit (Lbit)serial quaternion multiplier based on the distributed arithmetic (DA) using the splitting of the multiplication matrix is presented. The circuit provides the facility to compute several products of quaternion components concurrently as well as to reduce the memory capacity by half in comparison with the known DAbased multiplier, and it is well suited for field programmable gate array (FPGA)based fixedpoint implementations of the algorithms. Apart from a theoretical development, the experimental design results which are obtained using a Xilinx Virtex 6 FPGA are reported.
References


1)

1. Via, J., Le Bihan, N., Mandic, D., Sangwine, S.: ‘Quaternion signal processing: theory and applications’. Tutorial in EUSIPCO, Barcelona, Spain, August 2011.

2)

2. Parfieniuk, M., Petrovsky, A.: ‘Inherently lossless structures for eight and sixchannel linearphase paraunitary filter banks based on quaternion multipliers’, Signal Process., 2010, 90, pp. 1755–1767 (doi: 10.1016/j.sigpro.2010.01.008).

3)

3. Oraintara, S., Tran, T.D., Heller, P.N., Nguyen, T.Q.: ‘Lattice structure for regular paraunitary linearphase filterbanks and mband orthogonal symmetric wavelets’, IEEE Trans. Signal Process., 2001, 49, (11), pp. 2659–2672 (doi: 10.1109/78.960413).

4)

4. Kantor, I.L., Solodovnikov, A.S.: ‘Hypercomplex numbers: An elementary introduction to algebras’ (Springer, New York, 1989).

5)

5. Howell, T.D., Lafon, J.C.: ‘The complexity of the quaternion product’. , Cornell University, June 1975.

6)

6. Hsiao, S.F., Delosme, J.M.: ‘Parallel singular value decomposition of complex matrices using multidimensional CORDIC algorithms’, IEEE Trans. Signal Process., 1996, 44, (3), pp. 685–697 (doi: 10.1109/78.489041).

7)

7. Petrovsky, N.A., Parfieniuk, M.: ‘The CORDICinsidelifting architecture for constantcoefficient hardware quaternion multipliers’. Proc. Int. Conf. on Signals and Electronic Systems (ICSES), Wroclaw, Poland, September 2012, p. 6.

8)

8. White, S.A.: ‘Applications of distributed arithmetic to digital signal processing: a tutorial review’, IEEE ASSP Mag., 1989, 6, (3), pp. 4–19 (doi: 10.1109/53.29648).
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2014.1775
Related content
content/journals/10.1049/el.2014.1775
pub_keyword,iet_inspecKeyword,pub_concept
6
6