© The Institution of Engineering and Technology
A new constant twiddle factor multiplier sharing method in parallel pipelined fast Fourier transform (FFT) processors based on a multi-path delay feedback architecture which consists of multiple single-path delay feedback datapaths is presented. The proposed method exploits constant twiddle factor multiplier relocation which moves a constant twiddle factor multiplier into a feedback path based on twiddle factor decomposition. By relocating a twiddle factor multiplier, the timing of twiddle factor multiplications is changed so that the multiplications with a twiddle factor are performed at different clock cycles in two datapaths, which makes it possible that the two datapaths share a multiplier operating with the twiddle factor. A reduction of 50% in the number of constant twiddle factor multipliers in the first two stages of a 128-point four-parallel pipelined FFT processor is achieved using the proposed method.
References
-
-
1)
-
2. Shin, M., Lee, H.: ‘A high-speed four-parallel radix-24 FFT/IFFT processor for UWB applications’. Int. Symp. Circuits and Systems, Seattle, WA, USA, May 2008, pp. 960–963.
-
2)
-
1. Lin, Y.-W., Liu, H.-Y., Lee, C.-Y.: ‘A 1-GS/s FFT/IFFT processor for UWB applications’, IEEE J. Solid-State Circuits, 2005, 40, (8), pp. 1726–1735 (doi: 10.1109/JSSC.2005.852007).
-
3)
-
3. Tang, S.-N., Tsai, J.-W., Chang, T.-Y.: ‘A 2.4-GS/s FFT processor for OFDM-Based WPAN applications’, IEEE Trans. Circuits Syst. II, Express Briefs, 2010, 57, (6), pp. 451–455 (doi: 10.1109/TCSII.2010.2048373).
-
4)
-
4. He, S., Torkelson, M.: ‘Designing pipeline FFT processor for OFDM (de)modulation’. URSI Int. Symp. Signals, Systems, Electronics, Pisa, Italy, September 1998, pp. 257–262.
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2014.1186
Related content
content/journals/10.1049/el.2014.1186
pub_keyword,iet_inspecKeyword,pub_concept
6
6