access icon free DECO: DIMM controller efficient for ECC operations

An error-correcting code (ECC) immune to bit errors can make memory performance severely degraded since incomplete-word ECC write requests lead to inefficient operations on a dual in-line memory module (DIMM). A DIMM controller efficient for such ECC operations is proposed. The key idea is that read-to-write and write-to-read operations caused by incomplete-word ECC write requests are split into independent read and write operations, and then the read and write operations are individually scheduled under data coherence constraints. Experimental results show that the proposed DIMM controller achieves 11% shorter memory latency, and 9.3% higher memory utilisation, on average, than the latest conventional DIMM controller in industrial multimedia applications. Moreover, it achieves up to 2.1 times higher memory performance on synthetic benchmarks.

Inspec keywords: error correction codes; integrated memory circuits

Other keywords: DECO; ECC operations; read-to-write operations; data coherence constraints; write-to-read operations; memory utilisation; error-correcting code; memory latency; DIMM controller

Subjects: Codes; Memory circuits; Semiconductor storage

References

    1. 1)
    2. 2)
    3. 3)
      • 2. JEDEC specifications: ‘DDR 1, 2, and 3 SDRAM Standard’. Available at http://www.jedec.org, accessed April 2014.
    4. 4)
      • 1. Bogatin, E.: ‘Signal Integrity: Simplified’ (Prentice-Hall, Upper Saddle River, NJ, USA, 2003).
    5. 5)
      • 4. Sonics MemMax specification: ‘MemMax DRAM system’. Available at http://sonicsinc.com, accessed April 2014.
    6. 6)
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2014.1135
Loading

Related content

content/journals/10.1049/el.2014.1135
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading