© The Institution of Engineering and Technology
An error-correcting code (ECC) immune to bit errors can make memory performance severely degraded since incomplete-word ECC write requests lead to inefficient operations on a dual in-line memory module (DIMM). A DIMM controller efficient for such ECC operations is proposed. The key idea is that read-to-write and write-to-read operations caused by incomplete-word ECC write requests are split into independent read and write operations, and then the read and write operations are individually scheduled under data coherence constraints. Experimental results show that the proposed DIMM controller achieves 11% shorter memory latency, and 9.3% higher memory utilisation, on average, than the latest conventional DIMM controller in industrial multimedia applications. Moreover, it achieves up to 2.1 times higher memory performance on synthetic benchmarks.
References
-
-
1)
-
T. Wiegand ,
H. Schwarz ,
A. Joch ,
F. Kossentini ,
G.J. Sullivan
.
Rateconstrained coder control and comparison of video coding standards.
IEEE Trans. Circuits Syst. Video Technol.
,
7 ,
688 -
703
-
2)
-
1. Sullivan, G.J., Ohm, J.R., Han, W.J., Wiegan, T.: ‘Overview of the high efficiency video coding (HEVC) standard’, IEEE Trans. Circuits Syst. Video Technol., 2012, 22, (12), pp. 1649–1668 (doi: 10.1109/TCSVT.2012.2221191).
-
3)
-
4)
-
1. Bogatin, E.: ‘Signal Integrity: Simplified’ (Prentice-Hall, Upper Saddle River, NJ, USA, 2003).
-
5)
-
6)
-
3. Jang, W., Pan, D.Z.: ‘An SDRAM-aware router for networks-on-chip’, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2010, 29, (10), pp. 1572–1585 (doi: 10.1109/TCAD.2010.2061251).
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2014.1135
Related content
content/journals/10.1049/el.2014.1135
pub_keyword,iet_inspecKeyword,pub_concept
6
6