LUT-oriented dual-rail quasi-delay-insensitive logic synthesis

LUT-oriented dual-rail quasi-delay-insensitive logic synthesis

For access to this article, please select a purchase option:

Buy article PDF
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Your details
Why are you recommending this title?
Select reason:
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

The method of quasi-delay-insensitive logic synthesis using look-up tables (LUTs) is described. It is shown that the dual-rail sum-of-minterm function hazard-free implementation can be done using a single LUT. Namely, instead of the conventional approach based on a DIMS representation where each minterm is implemented on a C-element, the whole sum-of-minterm function is mapped into the single C-element. For Boolean network implementation, it is proved that a fork with branches to different nodes is not required to be isochronic. It simplifies technological synthesis and allows using existing placement and routine methods and tools supposed for synchronous logic. Compared to the conventional approach, the method reduces significantly circuit complexity (in terms of the number of LUTs).


    1. 1)
      • 1. Sparsø, E.J., Furber, S.: ‘Principles of asynchronous circuit design‘ (Kluwer Academic Publishers, Boston, MA, USA, 2001), p. 337.
    2. 2)
      • 2. Sparsø, E.J., Staunstrup, J., Dantzer-Sørensen, M.: ‘Design of delay insensitive circuits using multi-ring structures’. Proc. European Design Automation Conf. (EURO-DAC'92), Hamburg, Germany, September 1992, pp. 1520.
    3. 3)
      • 3. Nielsen, C.D.: ‘Evaluation of function block designs’. Technical Report, 1994–135, Department of Computer Science, Technical University of Denmark, Denmark, 1994, p. 43.
    4. 4)
      • 4. Smith, S.C., Di, J.: ‘Designing asynchronous circuits using NULL convention logic (NCL)’ (Morgan & Claypool, San Rafael, CA, USA, 2009), p. 96.
    5. 5)
      • 5. Cortadella, J., Kondratyev, A., Lavagno, L., Sotiriou, C.P.: ‘Coping with the variability of combinational logic delays’. IEEE Int. Conf. Computer Design, San Jose, CA, USA, October 2004, pp. 505508.
    6. 6)
    7. 7)
    8. 8)
      • 8. Ho, Q.T., Rigaud, J.-B., Fesquet, L., Renaudin, M., Rolland, R.: ‘Implementing asynchronous circuits on LUT based FPGAs’. Proc. 12th Int. Conf. Field-Programmable Logic and Applications (FPL2002), Montpellier, France, September 2002, pp. 3646.
    9. 9)
      • 9. Lemberski, I., Fišer, P.: ‘Area and speed oriented implementations of asynchronous logic operating under strong constraints’. Proc. 13th Euromicro Conf. Digital Systems Design (DSD), Lille (France), 1–3 September 2010, pp. 155162.
    10. 10)
      • 10. Martin, A.J.: ‘The limitations to delay insensitivity in asynchronous circuits’. Sixth MIT Conf. Advanced Research in VLSI Processes, Cambridge, MA, USA, April 1990, pp. 263277.
    11. 11)
      • 11. Sentovich, E., et al: ‘SIS: a system for sequential circuit synthesis, electronic research laboratory memorandum’. No UCB/ERL M92/41, 1992, p. 45.

Related content

This is a required field
Please enter a valid email address