Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

access icon free Threshold-voltage-difference-based CMOS voltage reference derived from basic current bias generator with 4.3 ppm/°C temperature coefficient

A threshold-voltage-difference-based CMOS voltage reference topology derived from the basic current bias generator is proposed. The implementation in the GSMC 0.18 μm process demonstrated that a precise voltage of 516.3 mV can be generated with a minimal temperature coefficient of 4.3 ppm/°C. The reference consumes a current of 1.9 μA with a minimum supply voltage of 1.4 V. The line regulation is 0.075%/V at room temperature. It only occupies 0.013 mm2 without any area optimisations because of its simple structure. Also, due to its special compound structure, the circuit can generate both a stable voltage and a relatively temperature-independent current.

References

    1. 1)
    2. 2)
      • 4. Razavi, B.: ‘Design of analog CMOS integrated circuits’ (McGraw-Hill Science/Engineering/Math, USA, 2000, 1st edn).
    3. 3)
    4. 4)
    5. 5)
    6. 6)
    7. 7)
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2013.4064
Loading

Related content

content/journals/10.1049/el.2013.4064
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address