http://iet.metastore.ingenta.com
1887

Improved design of high-frequency sequential decimal multipliers

Improved design of high-frequency sequential decimal multipliers

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

Hardware implementation of decimal arithmetic operations has become a hot topic for research during the last decade. Among various operations, decimal multiplication is considered as one of the most complicated dyadic operations, which requires high-cost hardware implementation. Therefore, the processor industry has opted to use the sequential decimal multipliers to reduce the high cost of parallel architectures. However, the main drawback of iterative multipliers is their high latency. In this reported work, the focus has been on reducing the latency of decimal sequential multipliers while maintaining a low cost of area. Consequently, a high-frequency sequential decimal multiplier is proposed whose cycle time is reduced to the latency of a binary half-adder plus that of a decimal multiply-by-two operation, which overall is less than that of a decimal carry-save adder. The synthesis results reveal that the proposed sequential multiplier works with a higher clock frequency than the fastest previous decimal multiplier which in turn leads to overall latency advantage.

References

    1. 1)
    2. 2)
    3. 3)
      • 3. Erle, M.A., Schulte, M.J.: ‘Decimal multiplication via carry-save addition’. Proc. IEEE Int. Conf. Application-Specific Systems, Architectures, and Processors, The Netherlands, June 2003, pp. 348358.
    4. 4)
      • 4. Vazquez, A., Antelo, E.: ‘Conditional speculative decimal addition’. Proc. 7th Conf. Real Numbers and Computers (RNC7), France, July 2006, pp. 4757.
    5. 5)
      • 5. STMicroelectronics, 90 nm CMOS090 Design Platform, 2007.
    6. 6)
      • 6. Kaivani, A., Chen, L., Ko, S.: ‘High-frequency sequential decimal multipliers’. Proc. IEEE Int. Symp. Circuits and Systems, South Korea, May 2012, pp. 30453048.
    7. 7)
      • 7. Kenney, R.D., Schulte, M.J., Erle, M.A.: ‘A high-frequency decimal multiplier’. Proc. IEEE Int. Conf. Computer Design, USA, October 2004, pp. 2629.
    8. 8)
      • 8. Erle, M.A., Schwarz, E.M., Schulte, M.J.: ‘Decimal multiplication with efficient partial product generation’. Proc. 17th IEEE Symp. Computer Arithmetic, USA, June 2005, pp. 2128.
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2013.2320
Loading

Related content

content/journals/10.1049/el.2013.2320
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address