Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

access icon free Uniform and linear variable doping ultra-thin PSOI LDMOS with n-type buried layer

A novel ultra-thin partial silicon-on-insulator (PSOI) LDMOS with n-type buried (n-buried) layer (NBL PSOI LDMOS) is proposed. The new PSOI LDMOS features an n-buried layer underneath the n-type drift (n-drift) region close to the source side, providing a large conductivity region for majority carriers to significantly improve the self-heating effect. A combination of uniform and linear variable doping (LVD) profile with highly initial concentration is utilised in the n-drift region, which alleviates the inherent tradeoff between specific on-resistance (R on,sp) and breakdown voltage (BV), as well as achieving low power dissipation. With a 60-µm n-drift region length, the NBL PSOI LDMOS obtains a high BV of 940 V with a low maximum temperature (T max) of 327 K at a power (P) of 1 mW/μm, which is reduced by around 56 K in comparison to the conventional SOI LDMOS using an LVD profile for the n-drift region (LVD SOI LDMOS). Moreover, R on,sp of the NBL PSOI LDMOS is lower than that of the LVD SOI LDMOS for a wide range of BV from 400 to 900 V.

References

    1. 1)
      • 6. Hu, Y., Huang, Q.J., Wang, G.F., Chang, S., Wang, H.: ‘A novel high-voltage ( > 600 V) LDMOSFET with buried n-layer in partial SOI technology’, IEEE Trans. Electron Devices, 2012, 59, (4), pp. 11311136 (doi: 10.1109/TED.2012.2185498).
    2. 2)
      • 4. Elahipanah, H., Orouji, A.A.: ‘A 1300-V 0.34-Ω·cm2 partial SOI LDMOSFET with novel dual charge accumulation layers’, IEEE Trans. Electron Devices, 2010, 57, (8), pp. 19591965 (doi: 10.1109/TED.2010.2050100).
    3. 3)
      • 5. Tan, C.M., Huang, G.: ‘Comparison of SOI and parial-SOI LDMOSFETs using electrical-thermal-stress coupled-field effect’, IEEE Trans. Electron Devices, 2011, 58, (10), pp. 34943500 (doi: 10.1109/TED.2011.2162588).
    4. 4)
      • 2. Karim, M.A., Chauhan, Y.S., Venugopalan, S., Sachid, A.B., Lu, D.D., Nguyen, B.Y., Faynot, O., Niknejad, A.M., Hu, C.: ‘Extraction of isothermal condition and thermal network in UTBB SOI MOSFETs’, IEEE Electron Device Lett., 2012, 33, (9), pp. 13061308 (doi: 10.1109/LED.2012.2205659).
    5. 5)
      • 1. Tomita, H., Eguchi, H., Kijima, S., Honda, N., Yamada, T., Yamawaki, H., Aoki, H., Hamada, K.: ‘Wide-voltage SOI-BiCDMOS technology for high-temperature automotive applications’. Proc. ISPSD, San Diego, CA, USA, May 2011, pp. 2831.
    6. 6)
      • 3. Wu, L.J., Zhang, W.T., Qiao, M., Zhang, B., Li, Z.J.: ‘SOI SJ high voltage device with linear variable doping interface thin silicon layer’, Electron Lett., 2012, 48, (5), pp. 297289.
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2013.2220
Loading

Related content

content/journals/10.1049/el.2013.2220
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address