Your browser does not support JavaScript!
http://iet.metastore.ingenta.com
1887

access icon free LDF (less dirty first): dirtiness-aware cache replacement policy for PCM main memory

A new last-level cache replacement policy for systems with a phase-change memory (PCM) main memory is presented. The proposed policy aims at reducing the write traffic to PCM by considering the fine-grained dirtiness of cache blocks when making a replacement decision. Experimental results show that the proposed policy reduces the write traffic to the PCM by 26 and 17% on average and up to 52 and 33% compared to not recently used and re-reference interval prediction, respectively.

References

    1. 1)
      • 3. NRU: ‘Inside the Intel Itanium 2 Processor’. HP Technical White Paper, 2002.
    2. 2)
      • 2. Lee, S., Bahn, H., Noh, S.: ‘Characterizing memory write references for efficient management of hybrid PCM and DRAM memory’. Proc. IEEE MASCOTS, Singapore, July 2011, pp. 168175.
    3. 3)
      • 4. Jaleel, A., Theobald, K., Steely, S., Emer, J.: ‘High performance cache replacement using re-reference interval prediction (RRIP)’. Proc. ACM/IEEE ISCA, Saint-Malo, France, June 2010, pp. 6071.
    4. 4)
      • 1. Qureshi, M., Srinivasan, V., Rivers, J.: ‘Scalable high performance main memory system using phase-change memory technology’. Proc. ACM/IEEE ISCA, Austin, TX, USA, June 2009.
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2013.1418
Loading

Related content

content/journals/10.1049/el.2013.1418
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
This is a required field
Please enter a valid email address