http://iet.metastore.ingenta.com
1887

Switching operation improvement of phase change memory with nanoscale W plug structure by CMP process

Switching operation improvement of phase change memory with nanoscale W plug structure by CMP process

For access to this article, please select a purchase option:

Buy article PDF
£12.50
(plus tax if applicable)
Buy Knowledge Pack
10 articles for £75.00
(plus taxes if applicable)

IET members benefit from discounts to all IET publications and free access to E&T Magazine. If you are an IET member, log in to your account and the discounts will automatically be applied.

Learn more about IET membership 

Recommend Title Publication to library

You must fill out fields marked with: *

Librarian details
Name:*
Email:*
Your details
Name:*
Email:*
Department:*
Why are you recommending this title?
Select reason:
 
 
 
 
 
Electronics Letters — Recommend this title to your library

Thank you

Your recommendation has been sent to your librarian.

To reduce the reset current for developing reliable high-density phase change random access memory, small bottom electrode contact (BEC) size formation is a critical process. One of the failure modes for the process is the corrosion of the tungsten (W) plug, which is caused by the W chemical mechanical polisher (CMP) process. An ultra-smooth surface of BEC nanoscale W plug structure was successfully fabricated by the CMP process, which reduced the W/phase change material (Ge2Sb2Te5, GST) contact resistance, and gained more homogeneous resistance distribution. Thus, the stability of the device was improved greatly by the acidic buff CMP process compared with that of the device with alkali buff owing to the reduction of W/GST connect resistance fluctuation.

References

    1. 1)
      • 1. Lai, S.: ‘Current status of the phase change memory and its future’, IEDM Tech. Dig., 2003, pp. 255258.
    2. 2)
      • 2. Burr, G.W., et al: ‘Phase change memory technology’, J. Vac. Sci. Technol. B, 2010, 28, (2), pp. 223262 (doi: 10.1116/1.3301579).
    3. 3)
      • 3. Chen, Y.C., et al: ‘Ultra-thin phase-change bridge memory device using GeSb’. IEEE Int. Electron Devices Meeting, (IEDM ‘06.), San Fransisco, CA, USA, December 2006, pp. 777780.
    4. 4)
      • 4. Lee, J.I., et al: ‘Highly scalable phase change memory with CVD GeSbTe for sub 50 nm generation’. 2007 IEEE Symp, VLSI Technology, Kyoto, Japan, June 2007, pp. 102103.
    5. 5)
      • 5. Kim, I.S., et al: ‘High performance PRAM cell scalable to sub-20 nm technology with below 4F2 cell size, extendable to DRAM applications’. 2010 Symp. VLSI Technology (VLSI), Honolulu, Hawaii, June 2010, pp. 203204.
    6. 6)
      • 6. Chiu, R.L., Higgins, J., Ying, S., Liu, Y.J., Dick, B., Peterson, B., Nyi, O., Chung, W.S.: ‘Optical induce tungsten plug corrosion in CMP process’. 17th IEEE Int. Symp. Physical and Failure Analysis of Integrated Circuits (IPFA), Singapore, July 2010, pp. 15.
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2013.0985
Loading

Related content

content/journals/10.1049/el.2013.0985
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading
Correspondence
This article has following corresponding article(s):
in brief
This is a required field
Please enter a valid email address