access icon free Ternary R2R DAC design for improved energy efficiency

An R2R DAC using three digital input levels rather than two is proposed as well as a modified two-level structure that emulates the three-level DAC's benefits. This three-level structure provides power reductions of 79% and linearity improvements due to matching of a factor of 2 over the two-level case. Ideal implementation is also described in terms of the logic needed to code the DAC and the requirements of the additional third reference level.

Inspec keywords: digital-analogue conversion; energy conservation

Other keywords: three digital input levels; linearity improvements; two-level structure; three-level DAC benefits; three-level structure; ternary R2R DAC design; power reductions; third reference level; energy efficiency

Subjects: A/D and D/A convertors; A/D and D/A convertors

References

    1. 1)
      • 7. Guerber, J., Venkatram, H., Oh, T., Moon, U.: ‘Enhanced SAR ADC energy efficiency from the early reset merged capacitor switching algorithm’. IEEE Int. Symp. Circuits and Systems, Seoul, South Korea, May 2012.
    2. 2)
      • 1. Johns, D., Martin, K.: ‘Analog integrated circuit design’ (John Wiley and Sons, NJ, 1997).
    3. 3)
      • 4. Kennedy, M.: ‘On the robustness of R-2R ladder DACs’, IEEE Circuits Trans. Sys. I, Reg. Pprs, 2000, 47, (2), pp. 109116 (doi: 10.1109/81.828565).
    4. 4)
      • 3. O'Reilly, P., El-Khoury, C.: ‘Modern DACs and DAC buffers improve system performance, simplify design,’ Analog Dialogue, 2012, 46.
    5. 5)
      • 5. Hariprasath, V., Guerber, J., Lee, S., Moon, U.: ‘Merged capacitor switching based SAR ADC with highest switching energy-efficiency’, Electron. Lett., 2010, 46, pp. 620621 (doi: 10.1049/el.2010.0706).
    6. 6)
      • 6. Guerber, J., Gande, M., Venkatram, H., Waters, A., Moon, U.: ‘A 10b ternary SAR ADC with quantization time information utilization’, IEEE J. Solid-State Circuits, 2012, 47, pp. 26042613 (doi: 10.1109/JSSC.2012.2211696).
    7. 7)
      • 2. Schaffer, T., Warren, H., Bustamante, M., Wong, K.: ‘A 2 GHz 12-bit digital-to-analog converter for direct digital synthesis applications’. Gallium Arsenide Integrated Circuit (GaAs IC) Symp., Orlando, FL, USA, November 1996.
    8. 8)
      • D.A. Johns , K. Martin . (1997) Analog integrated circuit design.
    9. 9)
    10. 10)
    11. 11)
      • P. O'Reilly , C. El-Khoury . Modern DACs and DAC buffers improve system performance, simplify design. Analog Dialogue
    12. 12)
      • Schaffer, T., Warren, H., Bustamante, M., Wong, K.: `A 2 GHz 12-bit digital-to-analog converter for direct digital synthesis applications', Gallium Arsenide Integrated Circuit (GaAs IC) Symp., November 1996, Orlando, FL, USA.
    13. 13)
    14. 14)
      • Guerber, J., Venkatram, H., Oh, T., Moon, U.: `Enhanced SAR ADC energy efficiency from the early reset merged capacitor switching algorithm', IEEE Int. Symp. Circuits and Systems, May 2012, Seoul, South Korea.
http://iet.metastore.ingenta.com/content/journals/10.1049/el.2012.4224
Loading

Related content

content/journals/10.1049/el.2012.4224
pub_keyword,iet_inspecKeyword,pub_concept
6
6
Loading